aboutsummaryrefslogtreecommitdiff
path: root/src
diff options
context:
space:
mode:
Diffstat (limited to 'src')
-rw-r--r--src/soc/intel/meteorlake/chip.h5
-rw-r--r--src/soc/intel/meteorlake/chipset.cb2
2 files changed, 4 insertions, 3 deletions
diff --git a/src/soc/intel/meteorlake/chip.h b/src/soc/intel/meteorlake/chip.h
index 1e75019eab..818cc05a44 100644
--- a/src/soc/intel/meteorlake/chip.h
+++ b/src/soc/intel/meteorlake/chip.h
@@ -23,7 +23,7 @@
/* Types of different SKUs */
enum soc_intel_meteorlake_power_limits {
- MTL_P_282_CORE,
+ MTL_P_282_242_CORE,
MTL_P_682_CORE,
MTL_POWER_LIMITS_COUNT
};
@@ -40,7 +40,8 @@ static const struct {
enum soc_intel_meteorlake_power_limits limits;
enum soc_intel_meteorlake_cpu_tdps cpu_tdp;
} cpuid_to_mtl[] = {
- { PCI_DID_INTEL_MTL_P_ID_2, MTL_P_282_CORE, TDP_15W },
+ { PCI_DID_INTEL_MTL_P_ID_5, MTL_P_282_242_CORE, TDP_15W },
+ { PCI_DID_INTEL_MTL_P_ID_2, MTL_P_282_242_CORE, TDP_15W },
{ PCI_DID_INTEL_MTL_P_ID_1, MTL_P_682_CORE, TDP_28W },
};
diff --git a/src/soc/intel/meteorlake/chipset.cb b/src/soc/intel/meteorlake/chipset.cb
index ce4fe08850..4a49f22b1d 100644
--- a/src/soc/intel/meteorlake/chipset.cb
+++ b/src/soc/intel/meteorlake/chipset.cb
@@ -2,7 +2,7 @@ chip soc/intel/meteorlake
device cpu_cluster 0 on end
- register "power_limits_config[MTL_P_282_CORE]" = "{
+ register "power_limits_config[MTL_P_282_242_CORE]" = "{
.tdp_pl1_override = 15,
.tdp_pl2_override = 57,
.tdp_pl4 = 114,