summaryrefslogtreecommitdiff
path: root/src
diff options
context:
space:
mode:
Diffstat (limited to 'src')
-rw-r--r--src/soc/intel/skylake/chip.h4
-rw-r--r--src/soc/intel/skylake/chip_fsp20.c6
2 files changed, 10 insertions, 0 deletions
diff --git a/src/soc/intel/skylake/chip.h b/src/soc/intel/skylake/chip.h
index a7804af14f..8540e210aa 100644
--- a/src/soc/intel/skylake/chip.h
+++ b/src/soc/intel/skylake/chip.h
@@ -135,6 +135,10 @@ struct soc_intel_skylake_config {
/* Lan */
u8 EnableLan;
+ u8 EnableLanLtr;
+ u8 EnableLanK1Off;
+ u8 LanClkReqSupported;
+ u8 LanClkReqNumber;
/* SATA related */
u8 EnableSata;
diff --git a/src/soc/intel/skylake/chip_fsp20.c b/src/soc/intel/skylake/chip_fsp20.c
index 2df013f563..96c3b608af 100644
--- a/src/soc/intel/skylake/chip_fsp20.c
+++ b/src/soc/intel/skylake/chip_fsp20.c
@@ -186,6 +186,12 @@ void platform_fsp_silicon_init_params_cb(FSPS_UPD *supd)
params->PchPmLanWakeFromDeepSx = config->WakeConfigPcieWakeFromDeepSx;
params->PchLanEnable = config->EnableLan;
+ if (config->EnableLan) {
+ params->PchLanLtrEnable = config->EnableLanLtr;
+ params->PchLanK1OffEnable = config->EnableLanK1Off;
+ params->PchLanClkReqSupported = config->LanClkReqSupported;
+ params->PchLanClkReqNumber = config->LanClkReqNumber;
+ }
params->SataSalpSupport = config->SataSalpSupport;
params->SsicPortEnable = config->SsicPortEnable;
params->ScsEmmcEnabled = config->ScsEmmcEnabled;