summaryrefslogtreecommitdiff
path: root/src
diff options
context:
space:
mode:
Diffstat (limited to 'src')
-rw-r--r--src/include/boot/coreboot_tables.h6
-rw-r--r--src/include/bootstate.h2
-rw-r--r--src/include/cbfs_core.h2
-rw-r--r--src/include/cbmem.h4
-rw-r--r--src/include/console/console.h2
-rw-r--r--src/include/console/post_codes.h12
-rw-r--r--src/include/cpu/amd/amdfam10_sysconf.h2
-rw-r--r--src/include/cpu/amd/amdk8_sysconf.h2
-rw-r--r--src/include/cpu/amd/gx2def.h12
-rw-r--r--src/include/cpu/amd/lxdef.h12
-rw-r--r--src/include/cpu/x86/mtrr.h4
-rw-r--r--src/include/cpu/x86/smm.h4
-rw-r--r--src/include/device/dram/ddr3.h2
-rw-r--r--src/include/device/pci_def.h6
-rw-r--r--src/include/ehci.h2
-rw-r--r--src/include/pc80/mc146818rtc.h2
-rw-r--r--src/include/rmodule.h6
-rw-r--r--src/include/romstage_handoff.h6
-rw-r--r--src/include/swab.h2
-rw-r--r--src/include/thread.h4
-rw-r--r--src/include/timer.h6
-rw-r--r--src/include/uart8250.h2
22 files changed, 51 insertions, 51 deletions
diff --git a/src/include/boot/coreboot_tables.h b/src/include/boot/coreboot_tables.h
index ee1c29f4c5..87819ce4dc 100644
--- a/src/include/boot/coreboot_tables.h
+++ b/src/include/boot/coreboot_tables.h
@@ -6,11 +6,11 @@
/* The coreboot table information is for conveying information
* from the firmware to the loaded OS image. Primarily this
* is expected to be information that cannot be discovered by
- * other means, such as quering the hardware directly.
+ * other means, such as querying the hardware directly.
*
* All of the information should be Position Independent Data.
* That is it should be safe to relocated any of the information
- * without it's meaning/correctnes changing. For table that
+ * without it's meaning/correctness changing. For table that
* can reasonably be used on multiple architectures the data
* size should be fixed. This should ease the transition between
* 32 bit and 64 bit architectures etc.
@@ -27,7 +27,7 @@
* table entry is required or not. This should remove much of the
* long term compatibility burden as table entries which are
* irrelevant or have been replaced by better alternatives may be
- * dropped. Of course it is polite and expidite to include extra
+ * dropped. Of course it is polite and expedite to include extra
* table entries and be backwards compatible, but it is not required.
*/
diff --git a/src/include/bootstate.h b/src/include/bootstate.h
index af189897d8..46662d5ea7 100644
--- a/src/include/bootstate.h
+++ b/src/include/bootstate.h
@@ -148,7 +148,7 @@ struct boot_state_callback {
bscb_->arg = arg_
/* The following 2 functions schedule a callback to be called on entry/exit
- * to a given state. Note that thare are no ordering guarantees between the
+ * to a given state. Note that there are no ordering guarantees between the
* individual callbacks on a given state. 0 is returned on success < 0 on
* error. */
int boot_state_sched_on_entry(struct boot_state_callback *bscb,
diff --git a/src/include/cbfs_core.h b/src/include/cbfs_core.h
index 20636e244a..54e2f60d87 100644
--- a/src/include/cbfs_core.h
+++ b/src/include/cbfs_core.h
@@ -56,7 +56,7 @@
#include <stdint.h>
/** These are standard values for the known compression
- alogrithms that coreboot knows about for stages and
+ algorithms that coreboot knows about for stages and
payloads. Of course, other CBFS users can use whatever
values they want, as long as they understand them. */
diff --git a/src/include/cbmem.h b/src/include/cbmem.h
index efb0f904cf..982a6d83d4 100644
--- a/src/include/cbmem.h
+++ b/src/include/cbmem.h
@@ -86,7 +86,7 @@ struct cbmem_entry;
* implemented by the board or chipset to define the upper address where
* cbmem lives. This address is required to be a 32-bit address. Additionally,
* the address needs to be consistent in both romstage and ramstage. The
- * dynamic cbmem infrasturue allocates new regions below the last allocated
+ * dynamic cbmem infrastructure allocates new regions below the last allocated
* region. Regions are defined by a cbmem_entry struct that is opaque. Regions
* may be removed, but the last one added is the only that can be removed.
*
@@ -100,7 +100,7 @@ struct cbmem_entry;
#define DYN_CBMEM_ALIGN_SIZE (4096)
-/* Initialze cbmem to be empty. */
+/* Initialize cbmem to be empty. */
void cbmem_initialize_empty(void);
/* Return the top address for dynamic cbmem. The address returned needs to
diff --git a/src/include/console/console.h b/src/include/console/console.h
index 2f5f18ef50..7a55ae1c1b 100644
--- a/src/include/console/console.h
+++ b/src/include/console/console.h
@@ -60,7 +60,7 @@ extern struct console_driver econsole_drivers[];
extern int console_loglevel;
#else
/* __PRE_RAM__ */
-/* Using a global varible can cause problems when we reset the stack
+/* Using a global variable can cause problems when we reset the stack
* from cache as ram to ram. If we make this a define USE_SHARED_STACK
* we could use the same code on all architectures.
*/
diff --git a/src/include/console/post_codes.h b/src/include/console/post_codes.h
index ba6c916fce..4dc3d37aa8 100644
--- a/src/include/console/post_codes.h
+++ b/src/include/console/post_codes.h
@@ -24,7 +24,7 @@
* This aims to be a central point for POST codes used throughout coreboot.
* All POST codes should be declared here as macros, and post_code() should
* be used with the macros instead of hardcoded values. This allows us to
- * quicly reference POST codes when nothing is working
+ * quickly reference POST codes when nothing is working
*
* The format for a POST code macro is
* #define POST_WHAT_WE_COMMUNICATE_IS_HAPPENING_WHEN_THIS_CODE_IS_POSTED
@@ -92,8 +92,8 @@
/**
* \brief Entry into coreboot in ram stage main()
*
- * This is the first call in ram stage main(). If this code is POSTed, then
- * ramstage has succesfully loaded and started executing.
+ * This is the first call in hardwaremain.c. If this code is POSTed, then
+ * ramstage has successfully loaded and started executing.
*/
#define POST_ENTRY_RAMSTAGE 0x80
@@ -107,7 +107,7 @@
/**
* \brief Console boot message succeeded
*
- * First console message has been succesfully sent through the console backend
+ * First console message has been successfully sent through the console backend
* driver.
*/
#define POST_CONSOLE_BOOT_MSG 0x40
@@ -129,7 +129,7 @@
/**
* \brief Devices have been configured
*
- * Device confgration has completed.
+ * Device configuration has completed.
*/
#define POST_DEVICE_CONFIGURATION_COMPLETE 0x88
@@ -207,7 +207,7 @@
/*
* The following POST codes are taken from src/include/cpu/amd/geode_post_code.h
* They overlap with previous codes, and most are not even used
- * Some maiboards still require them, but they are deprecated. We want to consolidate
+ * Some mainboards still require them, but they are deprecated. We want to consolidate
* our own POST code structure with the codes above.
*
* standard AMD post definitions for the AMD Geode
diff --git a/src/include/cpu/amd/amdfam10_sysconf.h b/src/include/cpu/amd/amdfam10_sysconf.h
index 2f08fd87c1..baba6ce1e2 100644
--- a/src/include/cpu/amd/amdfam10_sysconf.h
+++ b/src/include/cpu/amd/amdfam10_sysconf.h
@@ -64,7 +64,7 @@ struct amdfam10_sysconf_t {
unsigned lift_bsp_apicid;
int apicid_offset;
- void *mb; // pointer for mb releated struct
+ void *mb; // pointer for mb related struct
};
diff --git a/src/include/cpu/amd/amdk8_sysconf.h b/src/include/cpu/amd/amdk8_sysconf.h
index 3ae35fd17d..87bd4d5dc5 100644
--- a/src/include/cpu/amd/amdk8_sysconf.h
+++ b/src/include/cpu/amd/amdk8_sysconf.h
@@ -19,7 +19,7 @@ struct amdk8_sysconf_t {
unsigned lift_bsp_apicid;
int apicid_offset;
- void *mb; // pointer for mb releated struct
+ void *mb; // pointer for mb related struct
};
diff --git a/src/include/cpu/amd/gx2def.h b/src/include/cpu/amd/gx2def.h
index ee55c2f85e..beb4c65483 100644
--- a/src/include/cpu/amd/gx2def.h
+++ b/src/include/cpu/amd/gx2def.h
@@ -399,12 +399,12 @@
#define SC 5 /* Swiss 0xCeese - maps a 256K region in to 16K 0xcunks. Set W/R */
#define BMIO 6 /* Base Mask IO */
#define SCIO 7 /* Swiss 0xCeese IO */
-#define SC_SHADOW 8 /* Special marker for Shadow SC descriptors so setShadow proc is independant of CPU */
-#define R_SYSMEM 9 /* Special marker for SYSMEM R descriptors so GLIUInit proc is independant of CPU */
-#define BMO_SMM 10 /* Specail marker for SMM */
-#define BM_SMM 11 /* Specail marker for SMM */
-#define BMO_DMM 12 /* Specail marker for DMM */
-#define BM_DMM 13 /* Specail marker for DMM */
+#define SC_SHADOW 8 /* Special marker for Shadow SC descriptors so setShadow proc is independent of CPU */
+#define R_SYSMEM 9 /* Special marker for SYSMEM R descriptors so GLIUInit proc is independent of CPU */
+#define BMO_SMM 10 /* Special marker for SMM */
+#define BM_SMM 11 /* Special marker for SMM */
+#define BMO_DMM 12 /* Special marker for DMM */
+#define BM_DMM 13 /* Special marker for DMM */
#define RO_FB 14 /* special for Frame buffer. */
#define R_FB 15 /* special for FB. */
#define OTHER 0x0FE /* Special marker for other */
diff --git a/src/include/cpu/amd/lxdef.h b/src/include/cpu/amd/lxdef.h
index 4eee1568fb..da26895847 100644
--- a/src/include/cpu/amd/lxdef.h
+++ b/src/include/cpu/amd/lxdef.h
@@ -533,12 +533,12 @@
#define SC 5 /* Swiss 0xCeese - maps a 256K region in to 16K 0xcunks. Set W/R*/
#define BMIO 6 /* Base Mask IO*/
#define SCIO 7 /* Swiss 0xCeese IO*/
-#define SC_SHADOW 8 /* Special marker for Shadow SC descriptors so setShadow proc is independant of CPU*/
-#define R_SYSMEM 9 /* Special marker for SYSMEM R descriptors so GLIUInit proc is independant of CPU*/
-#define BMO_SMM 10 /* Specail marker for SMM*/
-#define BM_SMM 11 /* Specail marker for SMM*/
-#define BMO_DMM 12 /* Specail marker for DMM*/
-#define BM_DMM 13 /* Specail marker for DMM*/
+#define SC_SHADOW 8 /* Special marker for Shadow SC descriptors so setShadow proc is independent of CPU*/
+#define R_SYSMEM 9 /* Special marker for SYSMEM R descriptors so GLIUInit proc is independent of CPU*/
+#define BMO_SMM 10 /* Special marker for SMM*/
+#define BM_SMM 11 /* Special marker for SMM*/
+#define BMO_DMM 12 /* Special marker for DMM*/
+#define BM_DMM 13 /* Special marker for DMM*/
#define RO_FB 14 /* special for Frame buffer.*/
#define R_FB 15 /* special for FB.*/
#define OTHER 0x0FE /* Special marker for other*/
diff --git a/src/include/cpu/x86/mtrr.h b/src/include/cpu/x86/mtrr.h
index 38c3f7cd0a..017a77eb84 100644
--- a/src/include/cpu/x86/mtrr.h
+++ b/src/include/cpu/x86/mtrr.h
@@ -47,14 +47,14 @@
* x86_setup_fixed_mtrrs_no_enable() then enable_fixed_mtrrs() (equivalent
* of x86_setup_fixed_mtrrs()) then x86_setup_var_mtrrs(). If the callers
* want to call the components of x86_setup_mtrrs() because of other
- * rquirements the ordering should still preserved.
+ * requirements the ordering should still preserved.
* 2. enable_fixed_mtrr() will enable both variable and fixed MTRRs because
* of the nature of the global MTRR enable flag. Therefore, all direct
* or indirect callers of enable_fixed_mtrr() should ensure that the
* variable MTRR MSRs do not contain bad ranges.
* 3. If CONFIG_CACHE_ROM is selected an MTRR is allocated for enabling
* the caching of the ROM. However, it is set to uncacheable (UC). It
- * is the responsiblity of the caller to enable it by calling
+ * is the responsibility of the caller to enable it by calling
* x86_mtrr_enable_rom_caching().
*/
void x86_setup_mtrrs(void);
diff --git a/src/include/cpu/x86/smm.h b/src/include/cpu/x86/smm.h
index df7e3de5a6..cacbff0c7a 100644
--- a/src/include/cpu/x86/smm.h
+++ b/src/include/cpu/x86/smm.h
@@ -423,7 +423,7 @@ struct smm_runtime {
u32 save_state_size;
/* The apic_id_to_cpu provides a mapping from APIC id to cpu number.
* The cpu number is indicated by the index into the array by matching
- * the deafult APIC id and value at the index. The stub loader
+ * the default APIC id and value at the index. The stub loader
* initializes this array with a 1:1 mapping. If the APIC ids are not
* contiguous like the 1:1 mapping it is up to the caller of the stub
* loader to adjust this mapping. */
@@ -446,7 +446,7 @@ void *smm_get_save_state(int cpu);
#else
/* SMM Module Loading API */
-/* Ths smm_loader_params structure provides direction to the SMM loader:
+/* The smm_loader_params structure provides direction to the SMM loader:
* - stack_top - optional external stack provided to loader. It must be at
* least per_cpu_stack_size * num_concurrent_stacks in size.
* - per_cpu_stack_size - stack size per cpu for smm modules.
diff --git a/src/include/device/dram/ddr3.h b/src/include/device/dram/ddr3.h
index 69c072bb08..53a42ee6b2 100644
--- a/src/include/device/dram/ddr3.h
+++ b/src/include/device/dram/ddr3.h
@@ -63,7 +63,7 @@
/*
* Module type (byte 3, bits 3:0) of SPD
- * This definition is specific to DDR3. DDR2 SPDs have a diferent structure.
+ * This definition is specific to DDR3. DDR2 SPDs have a different structure.
*/
enum spd_dimm_type {
SPD_DIMM_TYPE_UNDEFINED = 0x00,
diff --git a/src/include/device/pci_def.h b/src/include/device/pci_def.h
index 58a73218fe..ac20659f10 100644
--- a/src/include/device/pci_def.h
+++ b/src/include/device/pci_def.h
@@ -177,7 +177,7 @@
#define PCI_CAP_ID_AGP 0x02 /* Accelerated Graphics Port */
#define PCI_CAP_ID_VPD 0x03 /* Vital Product Data */
#define PCI_CAP_ID_SLOTID 0x04 /* Slot Identification */
-#define PCI_CAP_ID_MSI 0x05 /* Message Signalled Interrupts */
+#define PCI_CAP_ID_MSI 0x05 /* Message Signaled Interrupts */
#define PCI_CAP_ID_CHSWP 0x06 /* CompactPCI HotSwap */
#define PCI_CAP_ID_PCIX 0x07 /* PCIX */
#define PCI_CAP_ID_HT 0x08 /* Hypertransport */
@@ -208,7 +208,7 @@
#define PCI_PM_PMC 2 /* PM Capabilities Register */
#define PCI_PM_CAP_VER_MASK 0x0007 /* Version */
#define PCI_PM_CAP_PME_CLOCK 0x0008 /* PME clock required */
-#define PCI_PM_CAP_AUX_POWER 0x0010 /* Auxilliary power support */
+#define PCI_PM_CAP_AUX_POWER 0x0010 /* Auxiliary power support */
#define PCI_PM_CAP_DSI 0x0020 /* Device specific initialization */
#define PCI_PM_CAP_D1 0x0200 /* D1 power state support */
#define PCI_PM_CAP_D2 0x0400 /* D2 power state support */
@@ -255,7 +255,7 @@
#define PCI_SID_ESR_FIC 0x20 /* First In Chassis Flag */
#define PCI_SID_CHASSIS_NR 3 /* Chassis Number */
-/* Message Signalled Interrupts registers */
+/* Message Signaled Interrupts registers */
#define PCI_MSI_FLAGS 2 /* Various flags */
#define PCI_MSI_FLAGS_64BIT 0x80 /* 64-bit addresses allowed */
diff --git a/src/include/ehci.h b/src/include/ehci.h
index b096f42761..f9203522a5 100644
--- a/src/include/ehci.h
+++ b/src/include/ehci.h
@@ -161,7 +161,7 @@ struct ehci_regs {
#define USBMODE_CM_IDLE (0<<0) /* idle state */
/* Moorestown has some non-standard registers, partially due to the fact that
- * its EHCI controller has both TT and LPM support. HOSTPCx are extentions to
+ * its EHCI controller has both TT and LPM support. HOSTPCx are extensions to
* PORTSCx
*/
#define HOSTPC0 0x84 /* HOSTPC extension */
diff --git a/src/include/pc80/mc146818rtc.h b/src/include/pc80/mc146818rtc.h
index 29e034838c..170a433d8d 100644
--- a/src/include/pc80/mc146818rtc.h
+++ b/src/include/pc80/mc146818rtc.h
@@ -22,7 +22,7 @@
/* update-in-progress - set to "1" 244 microsecs before RTC goes off the bus,
* reset after update (may take 1.984ms @ 32768Hz RefClock) is complete,
- * totalling to a max high interval of 2.228 ms.
+ * totaling to a max high interval of 2.228 ms.
*/
# define RTC_UIP 0x80
# define RTC_DIV_CTL 0x70
diff --git a/src/include/rmodule.h b/src/include/rmodule.h
index 35a82c159d..247711a0ae 100644
--- a/src/include/rmodule.h
+++ b/src/include/rmodule.h
@@ -95,18 +95,18 @@ struct rmodule_header {
u32 relocations_begin_offset;
u32 relocations_end_offset;
/* The starting address of the linked program. This address is vital
- * for determining relocation offsets as the reloction info and other
+ * for determining relocation offsets as the relocation info and other
* symbols (bss, entry point) need this value as a basis to calculate
* the offsets.
*/
u32 module_link_start_address;
/* The module_program_size is the size of memory used while running
- * the program. The program is assumed to consume a contiguos amount
+ * the program. The program is assumed to consume a contiguous amount
* of memory. */
u32 module_program_size;
/* This is program's execution entry point. */
u32 module_entry_point;
- /* Optional paramter structure that can be used to pass data into
+ /* Optional parameter structure that can be used to pass data into
* the module. */
u32 parameters_begin;
u32 parameters_end;
diff --git a/src/include/romstage_handoff.h b/src/include/romstage_handoff.h
index 3152fb2e9d..699838a260 100644
--- a/src/include/romstage_handoff.h
+++ b/src/include/romstage_handoff.h
@@ -23,12 +23,12 @@
#include <string.h>
#include <cbmem.h>
-/* It is the chipset's responsbility for maintaining the integrity of this
+/* It is the chipset's responsibility for maintaining the integrity of this
* structure in CBMEM. For instance, if chipset code adds this structure
* using the CBMEM_ID_ROMSTAGE_INFO id it needs to ensure it doesn't clobber
* fields it doesn't own. */
struct romstage_handoff {
- /* Inidicate if the current boot is an S3 resume. If
+ /* Indicate if the current boot is an S3 resume. If
* CONFIG_RELOCTABLE_RAMSTAGE is enabled the chipset code is
* responsible for initializing this variable. Otherwise, ramstage
* will be re-loaded from cbfs (which can be slower since it lives
@@ -42,7 +42,7 @@ struct romstage_handoff {
#if defined(__PRE_RAM__)
/* The romstage_handoff_find_or_add() function provides the necessary logic
- * for initializng the romstage_handoff structure in cbmem. Different components
+ * for initializing the romstage_handoff structure in cbmem. Different components
* of the romstage may be responsible for setting up different fields. Therefore
* that same logic flow should be used for allocating and initializing the
* structure. A newly allocated structure will be memset to 0. */
diff --git a/src/include/swab.h b/src/include/swab.h
index c5e43709a6..8a7dabaa0a 100644
--- a/src/include/swab.h
+++ b/src/include/swab.h
@@ -10,7 +10,7 @@
* separated swab functions from cpu_to_XX,
* to clean up support for bizarre-endian architectures.
*
- * See asm-i386/byteorder.h and suches for examples of how to provide
+ * See asm-i386/byteorder.h and such for examples of how to provide
* architecture-dependent optimized versions
*
*/
diff --git a/src/include/thread.h b/src/include/thread.h
index 148c448bb2..0522337429 100644
--- a/src/include/thread.h
+++ b/src/include/thread.h
@@ -43,7 +43,7 @@ void threads_initialize(void);
* current state in the boot state machine until it is complete. */
int thread_run(void (*func)(void *), void *arg);
/* thread_run_until is the same as thread_run() except that it blocks state
- * transitions from occuring in the (state, seq) pair of the boot state
+ * transitions from occurring in the (state, seq) pair of the boot state
* machine. */
int thread_run_until(void (*func)(void *), void *arg,
boot_state_t state, boot_state_sequence_t seq);
@@ -52,7 +52,7 @@ int thread_run_until(void (*func)(void *), void *arg,
int thread_yield_microseconds(unsigned microsecs);
/* Allow and prevent thread cooperation on current running thread. By default
- * all threads are marked to be cooperative. That means a thread can yeild
+ * all threads are marked to be cooperative. That means a thread can yield
* to another thread at a pre-determined switch point. Current there is
* only a single place where switching may occur: a call to udelay(). */
void thread_cooperate(void);
diff --git a/src/include/timer.h b/src/include/timer.h
index 40ac367ce8..06128ce6c3 100644
--- a/src/include/timer.h
+++ b/src/include/timer.h
@@ -67,13 +67,13 @@ int timers_run(void);
* 0 returned on success, < 0 on error. */
int timer_sched_callback(struct timeout_callback *tocb, unsigned long us);
-/* Add microseconds to an absoute time. */
+/* Add microseconds to an absolute time. */
static inline void mono_time_add_usecs(struct mono_time *mt, long us)
{
mt->microseconds += us;
}
-/* Add milliseconds to an absoute time. */
+/* Add milliseconds to an absolute time. */
static inline void mono_time_add_msecs(struct mono_time *mt, long ms)
{
mono_time_add_usecs(mt, ms * USECS_PER_MSEC);
@@ -85,7 +85,7 @@ static inline void mono_time_add_rela_time(struct mono_time *mt,
mono_time_add_usecs(mt, t->microseconds);
}
-/* Compare two absoluted times: Return -1, 0, or 1 if t1 is <, =, or > t2,
+/* Compare two absolute times: Return -1, 0, or 1 if t1 is <, =, or > t2,
* respectively. */
static inline int mono_time_cmp(const struct mono_time *t1,
const struct mono_time *t2)
diff --git a/src/include/uart8250.h b/src/include/uart8250.h
index d42e8226e4..e6a318ae8b 100644
--- a/src/include/uart8250.h
+++ b/src/include/uart8250.h
@@ -63,7 +63,7 @@
#define UART_LCR_WLS_7 0x02 /* 7 bit character length */
#define UART_LCR_WLS_8 0x03 /* 8 bit character length */
#define UART_LCR_STB 0x04 /* Number of stop Bits, off = 1, on = 1.5 or 2) */
-#define UART_LCR_PEN 0x08 /* Parity eneble */
+#define UART_LCR_PEN 0x08 /* Parity enable */
#define UART_LCR_EPS 0x10 /* Even Parity Select */
#define UART_LCR_STKP 0x20 /* Stick Parity */
#define UART_LCR_SBRK 0x40 /* Set Break */
generated by cgit v1.2.3 (git 2.25.1) at 2024-12-01 04:29:03 +0000