summaryrefslogtreecommitdiff
path: root/src
diff options
context:
space:
mode:
Diffstat (limited to 'src')
-rw-r--r--src/mainboard/google/hatch/variants/baseboard/gpio.c2
-rw-r--r--src/mainboard/google/hatch/variants/baseboard/include/baseboard/gpio.h2
-rw-r--r--src/mainboard/google/hatch/variants/puff/include/variant/ec.h7
3 files changed, 8 insertions, 3 deletions
diff --git a/src/mainboard/google/hatch/variants/baseboard/gpio.c b/src/mainboard/google/hatch/variants/baseboard/gpio.c
index dcd987fbb4..527bf93118 100644
--- a/src/mainboard/google/hatch/variants/baseboard/gpio.c
+++ b/src/mainboard/google/hatch/variants/baseboard/gpio.c
@@ -377,7 +377,7 @@ static const struct pad_config gpio_table[] = {
/* H23 : GPP_H23_STRAP */
PAD_NC(GPP_H23, NONE),
- /* GPD2: LAN_WAKE# ==> EC_PCH_WAKE_OD */
+ /* GPD2: LAN_WAKE# ==> EC_PCH_WAKE_ODL */
PAD_CFG_NF(GPD2, NONE, DEEP, NF1),
/* SD card detect VGPIO */
diff --git a/src/mainboard/google/hatch/variants/baseboard/include/baseboard/gpio.h b/src/mainboard/google/hatch/variants/baseboard/include/baseboard/gpio.h
index e83732cb62..7bdd912a7b 100644
--- a/src/mainboard/google/hatch/variants/baseboard/include/baseboard/gpio.h
+++ b/src/mainboard/google/hatch/variants/baseboard/include/baseboard/gpio.h
@@ -22,7 +22,7 @@
#define GPIO_PCH_WP GPP_C20
-/* EC wake pin is LAN_WAKE# */
+/* EC wake pin is routed to GPD2/LAN_WAKE# on PCH */
#define GPE_EC_WAKE GPE0_LAN_WAK
/* eSPI virtual wire reporting */
diff --git a/src/mainboard/google/hatch/variants/puff/include/variant/ec.h b/src/mainboard/google/hatch/variants/puff/include/variant/ec.h
index 501fab0dde..12837639dc 100644
--- a/src/mainboard/google/hatch/variants/puff/include/variant/ec.h
+++ b/src/mainboard/google/hatch/variants/puff/include/variant/ec.h
@@ -54,7 +54,12 @@
/* Enable EC backed PD MCU device in ACPI */
#define EC_ENABLE_PD_MCU_DEVICE
-/* Provide wake pin for EC for _PRW WoL method */
+/**
+ * Defines EC wake pin route.
+ * Note that GPE_EC_WAKE is defined, confusingly, as
+ * GPE_LAN_WAK which is GPD2/LAN_WAKE# on the PCH or
+ * as the line EC_PCH_WAKE_ODL on the schematic.
+ */
#define EC_ENABLE_WAKE_PIN GPE_EC_WAKE
#define SIO_EC_MEMMAP_ENABLE /* EC Memory Map Resources */