summaryrefslogtreecommitdiff
path: root/src
diff options
context:
space:
mode:
Diffstat (limited to 'src')
-rw-r--r--src/mainboard/google/drallion/variants/arcada_cml/devicetree.cb4
-rw-r--r--src/mainboard/google/drallion/variants/drallion/devicetree.cb4
-rw-r--r--src/mainboard/google/drallion/variants/sarien_cml/devicetree.cb4
3 files changed, 12 insertions, 0 deletions
diff --git a/src/mainboard/google/drallion/variants/arcada_cml/devicetree.cb b/src/mainboard/google/drallion/variants/arcada_cml/devicetree.cb
index fe3b6c9cb1..3628264f8a 100644
--- a/src/mainboard/google/drallion/variants/arcada_cml/devicetree.cb
+++ b/src/mainboard/google/drallion/variants/arcada_cml/devicetree.cb
@@ -50,6 +50,10 @@ chip soc/intel/cannonlake
# Enable DDC for DDI port B
register "DdiPortBDdc" = "1"
+ # Disable iDisplay codec enumeration
+ register "PchHdaIDispCodecDisconnect" = "1"
+ register "PchHdaAudioLinkHda" = "1"
+
# VR Settings Configuration for 4 Domains
#+----------------+-------+-------+-------+-------+
#| Domain/Setting | SA | IA | GTUS | GTS |
diff --git a/src/mainboard/google/drallion/variants/drallion/devicetree.cb b/src/mainboard/google/drallion/variants/drallion/devicetree.cb
index 54184f0a41..8870126759 100644
--- a/src/mainboard/google/drallion/variants/drallion/devicetree.cb
+++ b/src/mainboard/google/drallion/variants/drallion/devicetree.cb
@@ -50,6 +50,10 @@ chip soc/intel/cannonlake
# Enable DDC for DDI port B
register "DdiPortBDdc" = "1"
+ # Disable iDisplay codec enumeration
+ register "PchHdaIDispCodecDisconnect" = "1"
+ register "PchHdaAudioLinkHda" = "1"
+
# VR Settings Configuration for 4 Domains
#+----------------+-------+-------+-------+-------+
#| Domain/Setting | SA | IA | GTUS | GTS |
diff --git a/src/mainboard/google/drallion/variants/sarien_cml/devicetree.cb b/src/mainboard/google/drallion/variants/sarien_cml/devicetree.cb
index d3aab62a68..84aacd58ec 100644
--- a/src/mainboard/google/drallion/variants/sarien_cml/devicetree.cb
+++ b/src/mainboard/google/drallion/variants/sarien_cml/devicetree.cb
@@ -56,6 +56,10 @@ chip soc/intel/cannonlake
register "LanWakeFromDeepSx" = "0"
register "WolEnableOverride" = "0"
+ # Disable iDisplay codec enumeration
+ register "PchHdaIDispCodecDisconnect" = "1"
+ register "PchHdaAudioLinkHda" = "1"
+
# VR Settings Configuration for 4 Domains
#+----------------+-------+-------+-------+-------+
#| Domain/Setting | SA | IA | GTUS | GTS |