summaryrefslogtreecommitdiff
path: root/src
diff options
context:
space:
mode:
Diffstat (limited to 'src')
-rw-r--r--src/arch/arm/armv4/cache.c1
-rw-r--r--src/arch/arm/armv7/cache_m.c1
-rw-r--r--src/arch/arm/fit_payload.c1
-rw-r--r--src/arch/arm64/armv8/exception.c3
-rw-r--r--src/arch/arm64/include/armv8/arch/exception.h1
-rw-r--r--src/arch/ppc64/include/arch/io.h2
-rw-r--r--src/arch/riscv/include/vm.h1
-rw-r--r--src/arch/riscv/misaligned.c2
-rw-r--r--src/arch/riscv/sbi.c1
-rw-r--r--src/arch/x86/cpu.c1
-rw-r--r--src/arch/x86/exception.c5
-rw-r--r--src/arch/x86/include/arch/bert_storage.h1
-rw-r--r--src/arch/x86/include/arch/io.h1
-rw-r--r--src/arch/x86/include/arch/smp/atomic.h2
-rw-r--r--src/arch/x86/include/arch/smp/mpspec.h2
-rw-r--r--src/arch/x86/pirq_routing.c1
16 files changed, 0 insertions, 26 deletions
diff --git a/src/arch/arm/armv4/cache.c b/src/arch/arm/armv4/cache.c
index 5f34c6049b..0ed11ac8d1 100644
--- a/src/arch/arm/armv4/cache.c
+++ b/src/arch/arm/armv4/cache.c
@@ -5,7 +5,6 @@
* Reference: ARM Architecture Reference Manual, ARMv7-A and ARMv7-R edition
*/
-
#include <arch/cache.h>
void tlb_invalidate_all(void)
diff --git a/src/arch/arm/armv7/cache_m.c b/src/arch/arm/armv7/cache_m.c
index 7267e83948..06ed599c44 100644
--- a/src/arch/arm/armv7/cache_m.c
+++ b/src/arch/arm/armv7/cache_m.c
@@ -3,7 +3,6 @@
* cache.c: Cache maintenance routines for ARMv7-M
*/
-
#include <arch/cache.h>
void tlb_invalidate_all(void)
diff --git a/src/arch/arm/fit_payload.c b/src/arch/arm/fit_payload.c
index f5470071d4..9777e3c1e5 100644
--- a/src/arch/arm/fit_payload.c
+++ b/src/arch/arm/fit_payload.c
@@ -28,7 +28,6 @@ static bool fit_place_mem(const struct range_entry *r, void *arg)
return true;
}
-
bool fit_payload_arch(struct prog *payload, struct fit_config_node *config,
struct region *kernel,
struct region *fdt,
diff --git a/src/arch/arm64/armv8/exception.c b/src/arch/arm64/armv8/exception.c
index 88e68e759e..f3a075522e 100644
--- a/src/arch/arm64/armv8/exception.c
+++ b/src/arch/arm64/armv8/exception.c
@@ -63,10 +63,8 @@ static void print_regs(struct exc_state *exc_state)
regs->x[30], regs->sp);
}
-
static struct exception_handler *handlers[NUM_EXC_VIDS];
-
int exception_handler_register(uint64_t vid, struct exception_handler *h)
{
if (vid >= NUM_EXC_VIDS)
@@ -122,7 +120,6 @@ static void print_exception_and_die(struct exc_state *state, uint64_t idx)
die("exception death");
}
-
static int handle_exception(struct exc_state *state, uint64_t idx)
{
int ret = EXC_RET_ABORT;
diff --git a/src/arch/arm64/include/armv8/arch/exception.h b/src/arch/arm64/include/armv8/arch/exception.h
index 58bedda9c5..72ed772500 100644
--- a/src/arch/arm64/include/armv8/arch/exception.h
+++ b/src/arch/arm64/include/armv8/arch/exception.h
@@ -27,7 +27,6 @@ struct exception_handler {
struct exception_handler *next;
};
-
/*
* Register a handler provided with the associated vector id. Returns 0 on
* success, < 0 on error. Note that registration is not thread/interrupt safe.
diff --git a/src/arch/ppc64/include/arch/io.h b/src/arch/ppc64/include/arch/io.h
index d3d15ff055..f8c1121f1a 100644
--- a/src/arch/ppc64/include/arch/io.h
+++ b/src/arch/ppc64/include/arch/io.h
@@ -17,13 +17,11 @@ static inline void outl(uint32_t value, uint16_t port)
{
}
-
static inline uint8_t inb(uint16_t port)
{
return 0;
}
-
static inline uint16_t inw(uint16_t port)
{
return 0;
diff --git a/src/arch/riscv/include/vm.h b/src/arch/riscv/include/vm.h
index 5501a0c710..c1894c70ca 100644
--- a/src/arch/riscv/include/vm.h
+++ b/src/arch/riscv/include/vm.h
@@ -12,7 +12,6 @@
void mstatus_init(void); // need to setup mstatus so we know we have virtual memory
-
#define DEFINE_MPRV_READ_FLAGS(name, type, insn, flags) \
static inline type name(type *p); \
static inline type name(type *p) \
diff --git a/src/arch/riscv/misaligned.c b/src/arch/riscv/misaligned.c
index 244081f384..a17b7dd454 100644
--- a/src/arch/riscv/misaligned.c
+++ b/src/arch/riscv/misaligned.c
@@ -131,7 +131,6 @@ static struct memory_instruction_info *match_instruction(uintptr_t insn)
return NULL;
}
-
static int fetch_16bit_instruction(uintptr_t vaddr, uintptr_t *insn, int *size)
{
uint16_t ins = mprv_read_mxr_u16((uint16_t *)vaddr);
@@ -157,7 +156,6 @@ static int fetch_32bit_instruction(uintptr_t vaddr, uintptr_t *insn, int *size)
return -1;
}
-
void handle_misaligned(trapframe *tf)
{
uintptr_t insn = 0;
diff --git a/src/arch/riscv/sbi.c b/src/arch/riscv/sbi.c
index 38fc05e210..654bef03d6 100644
--- a/src/arch/riscv/sbi.c
+++ b/src/arch/riscv/sbi.c
@@ -49,7 +49,6 @@ static uintptr_t sbi_clear_ipi(void)
return 0;
}
-
/*
* sbi is triggered by the s-mode ecall
* parameter : register a0 a1 a2
diff --git a/src/arch/x86/cpu.c b/src/arch/x86/cpu.c
index 939a862e3c..d054cfe72c 100644
--- a/src/arch/x86/cpu.c
+++ b/src/arch/x86/cpu.c
@@ -287,7 +287,6 @@ void cpu_initialize(unsigned int index)
printk(BIOS_DEBUG, "Using generic CPU ops (good)\n");
}
-
/* Initialize the CPU */
if (cpu->ops && cpu->ops->init) {
cpu->enabled = 1;
diff --git a/src/arch/x86/exception.c b/src/arch/x86/exception.c
index 958ebfc41c..f10c7bf8ba 100644
--- a/src/arch/x86/exception.c
+++ b/src/arch/x86/exception.c
@@ -180,8 +180,6 @@ static uint32_t gdb_stub_registers[NUM_REGS];
#define GDB_EXC_SOFTWARE 149 /* Software generated exception */
#define GDB_EXC_BREAKPOINT 150 /* Breakpoint */
-
-
static unsigned char exception_to_signal[] = {
[0] = GDB_SIGFPE, /* divide by zero */
[1] = GDB_SIGTRAP, /* debug exception */
@@ -222,7 +220,6 @@ static const char hexchars[] = "0123456789abcdef";
static char in_buffer[BUFMAX];
static char out_buffer[BUFMAX];
-
static inline void stub_putc(int ch)
{
gdb_tx_byte(ch);
@@ -283,7 +280,6 @@ static void copy_to_hex(char *buf, void *addr, unsigned long count)
*buf = 0;
}
-
/* convert the hex array pointed to by buf into binary to be placed in mem */
/* return a pointer to the character AFTER the last byte written */
static void copy_from_hex(void *addr, char *buf, unsigned long count)
@@ -298,7 +294,6 @@ static void copy_from_hex(void *addr, char *buf, unsigned long count)
}
}
-
/* scan for the sequence $<data>#<checksum> */
static int get_packet(char *buffer)
diff --git a/src/arch/x86/include/arch/bert_storage.h b/src/arch/x86/include/arch/bert_storage.h
index c6a2f30408..060e1a43f2 100644
--- a/src/arch/x86/include/arch/bert_storage.h
+++ b/src/arch/x86/include/arch/bert_storage.h
@@ -82,7 +82,6 @@ static inline acpi_hest_generic_data_v300_t *acpi_hest_generic_data3(
/* Find the address of a Generic Data structure's CPER error record section */
#define section_of_acpientry(A, B) ((typeof(A))((u8 *)(B) + sizeof(*(B))))
-
/* Add a context to an existing IA32/X64-type error entry */
cper_ia32x64_context_t *new_cper_ia32x64_ctx(
acpi_generic_error_status_t *status,
diff --git a/src/arch/x86/include/arch/io.h b/src/arch/x86/include/arch/io.h
index d01d5f6511..00fb277ec0 100644
--- a/src/arch/x86/include/arch/io.h
+++ b/src/arch/x86/include/arch/io.h
@@ -73,7 +73,6 @@ static inline void outsl(uint16_t port, const void *addr, unsigned long count)
);
}
-
static inline void insb(uint16_t port, void *addr, unsigned long count)
{
__asm__ __volatile__ (
diff --git a/src/arch/x86/include/arch/smp/atomic.h b/src/arch/x86/include/arch/smp/atomic.h
index 7626206e12..4037e48a7f 100644
--- a/src/arch/x86/include/arch/smp/atomic.h
+++ b/src/arch/x86/include/arch/smp/atomic.h
@@ -67,6 +67,4 @@ static __always_inline void atomic_dec(atomic_t *v)
: "m" (v->counter));
}
-
-
#endif /* ARCH_SMP_ATOMIC_H */
diff --git a/src/arch/x86/include/arch/smp/mpspec.h b/src/arch/x86/include/arch/smp/mpspec.h
index d6378731ed..25c23e68f5 100644
--- a/src/arch/x86/include/arch/smp/mpspec.h
+++ b/src/arch/x86/include/arch/smp/mpspec.h
@@ -23,7 +23,6 @@
*/
#define MAX_APICS 16
-
#define SMP_FLOATING_TABLE_LEN sizeof(struct intel_mp_floating)
struct intel_mp_floating {
@@ -130,7 +129,6 @@ enum mp_irq_source_types {
#define MP_IRQ_TRIGGER_LEVEL 0xc
#define MP_IRQ_TRIGGER_MASK 0xc
-
struct mpc_config_lintsrc {
u8 mpc_type;
u8 mpc_irqtype;
diff --git a/src/arch/x86/pirq_routing.c b/src/arch/x86/pirq_routing.c
index 71d47d5ccb..362650dea9 100644
--- a/src/arch/x86/pirq_routing.c
+++ b/src/arch/x86/pirq_routing.c
@@ -28,7 +28,6 @@ static void check_pirq_routing_table(struct irq_routing_table *rt)
printk(BIOS_DEBUG, "%s(): Interrupt Routing Table located at %p.\n",
__func__, addr);
-
sum = rt->checksum - sum;
if (sum != rt->checksum) {
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-19 03:54:21 +0000