aboutsummaryrefslogtreecommitdiff
path: root/src/vendorcode/cavium/include
diff options
context:
space:
mode:
Diffstat (limited to 'src/vendorcode/cavium/include')
-rw-r--r--src/vendorcode/cavium/include/bdk/libbdk-arch/bdk-asm.h2
-rw-r--r--src/vendorcode/cavium/include/bdk/libdram/libdram-config.h2
2 files changed, 2 insertions, 2 deletions
diff --git a/src/vendorcode/cavium/include/bdk/libbdk-arch/bdk-asm.h b/src/vendorcode/cavium/include/bdk/libbdk-arch/bdk-asm.h
index 4206247c2a..e4e4f447f2 100644
--- a/src/vendorcode/cavium/include/bdk/libbdk-arch/bdk-asm.h
+++ b/src/vendorcode/cavium/include/bdk/libbdk-arch/bdk-asm.h
@@ -85,7 +85,7 @@
#define BDK_CACHE_WB_L2(address) { asm volatile ("sys " BDK_SYS_CVMCACHE_WB_L2 ", %0" : : "r" (address)); } // Push to memory, don't invalidate, don't unlock
#define BDK_CACHE_LCK_L2(address) { asm volatile ("sys " BDK_SYS_CVMCACHE_LCK_L2 ", %0" : : "r" (address)); } // Lock into L2
#define BDK_DCACHE_INVALIDATE { asm volatile ("sys " BDK_SYS_CVMCACHE_INVALL_DC ", xzr"); } // Invalidate the entire Dcache on local core
-#define BDK_CACHE_LTG_L2_INDEXED(encoded) { asm volatile ("sys " BDK_SYS_CVMCACHE_LTG_L2_INDEXED ", %0" : : "r" (encoded)); } // Load L2 TAG, index by set/way
+#define BDK_CACHE_LTG_L2_INDEXED(encoded) { asm volatile ("sys " BDK_SYS_CVMCACHE_LTG_L2_INDEXED ", %0" : : "r" (encoded)); } // Load L2 TAG, index by set/way
#define BDK_STORE_PAIR(ptr, data1, data2) { asm volatile ("stp %x[d1], %x[d2], [%[b]]" : [mem] "+m" (*(__uint128_t*)ptr) : [b] "r" (ptr), [d1] "r" (data1), [d2] "r" (data2)); }
diff --git a/src/vendorcode/cavium/include/bdk/libdram/libdram-config.h b/src/vendorcode/cavium/include/bdk/libdram/libdram-config.h
index aa5c256d58..3e44471e6b 100644
--- a/src/vendorcode/cavium/include/bdk/libdram/libdram-config.h
+++ b/src/vendorcode/cavium/include/bdk/libdram/libdram-config.h
@@ -163,7 +163,7 @@ typedef struct {
the delays of adjacent bytes. A value of 0 disables this
check.
- .fprch2 Front Porch Enable: When set, the turn-off
+ .fprch2 Front Porch Enable: When set, the turn-off
time for the default DDR_DQ/DQS drivers is FPRCH2 CKs earlier.
00 = 0 CKs
01 = 1 CKs