aboutsummaryrefslogtreecommitdiff
path: root/src/vendorcode/amd/agesa/f16kb/Proc/CPU/Family/0x16
diff options
context:
space:
mode:
Diffstat (limited to 'src/vendorcode/amd/agesa/f16kb/Proc/CPU/Family/0x16')
-rw-r--r--src/vendorcode/amd/agesa/f16kb/Proc/CPU/Family/0x16/KB/Makefile.inc21
-rw-r--r--src/vendorcode/amd/agesa/f16kb/Proc/CPU/Family/0x16/Makefile.inc9
2 files changed, 30 insertions, 0 deletions
diff --git a/src/vendorcode/amd/agesa/f16kb/Proc/CPU/Family/0x16/KB/Makefile.inc b/src/vendorcode/amd/agesa/f16kb/Proc/CPU/Family/0x16/KB/Makefile.inc
new file mode 100644
index 0000000000..89b9fc5b85
--- /dev/null
+++ b/src/vendorcode/amd/agesa/f16kb/Proc/CPU/Family/0x16/KB/Makefile.inc
@@ -0,0 +1,21 @@
+libagesa-y += F16KbC6State.c
+libagesa-y += F16KbCacheFlushOnHalt.c
+libagesa-y += F16KbCoreAfterReset.c
+libagesa-y += F16KbCpb.c
+libagesa-y += F16KbDmi.c
+libagesa-y += F16KbEquivalenceTable.c
+libagesa-y += F16KbHtc.c
+libagesa-y += F16KbId7001MicrocodePatch.c
+libagesa-y += F16KbInitEarlyTable.c
+libagesa-y += F16KbIoCstate.c
+libagesa-y += F16KbLogicalIdTables.c
+libagesa-y += F16KbMicrocodePatchTables.c
+libagesa-y += F16KbMsrTables.c
+libagesa-y += F16KbNbAfterReset.c
+libagesa-y += F16KbPciTables.c
+libagesa-y += F16KbPowerCheck.c
+libagesa-y += F16KbPowerMgmtSystemTables.c
+libagesa-y += F16KbPsi.c
+libagesa-y += F16KbPstate.c
+libagesa-y += F16KbSharedMsrTable.c
+libagesa-y += F16KbUtilities.c
diff --git a/src/vendorcode/amd/agesa/f16kb/Proc/CPU/Family/0x16/Makefile.inc b/src/vendorcode/amd/agesa/f16kb/Proc/CPU/Family/0x16/Makefile.inc
new file mode 100644
index 0000000000..5208d9ab0e
--- /dev/null
+++ b/src/vendorcode/amd/agesa/f16kb/Proc/CPU/Family/0x16/Makefile.inc
@@ -0,0 +1,9 @@
+libagesa-y += cpuF16Apm.c
+libagesa-y += cpuF16BrandId.c
+libagesa-y += cpuF16CacheDefaults.c
+libagesa-y += cpuF16Dmi.c
+libagesa-y += cpuF16MmioMap.c
+libagesa-y += cpuF16MsrUnknownTables.c
+libagesa-y += cpuF16PciUnknownTables.c
+libagesa-y += cpuF16Utilities.c
+libagesa-y += cpuF16WheaInitDataTables.c