aboutsummaryrefslogtreecommitdiff
path: root/src/southbridge/ti/pcixx12/chip.h
diff options
context:
space:
mode:
Diffstat (limited to 'src/southbridge/ti/pcixx12/chip.h')
-rw-r--r--src/southbridge/ti/pcixx12/chip.h31
1 files changed, 31 insertions, 0 deletions
diff --git a/src/southbridge/ti/pcixx12/chip.h b/src/southbridge/ti/pcixx12/chip.h
new file mode 100644
index 0000000000..75fe831375
--- /dev/null
+++ b/src/southbridge/ti/pcixx12/chip.h
@@ -0,0 +1,31 @@
+/*
+ * This file is part of the coreboot project.
+ *
+ * (C) Copyright 2008 coresystems GmbH
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, write to the Free Software
+ * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston,
+ * MA 02110-1301 USA
+ */
+
+#ifndef _SOUTHBRIDGE_TI_PCIXX12
+#define _SOUTHBRIDGE_TI_PCIXX12
+
+extern struct chip_operations southbridge_ti_pcixx12_ops;
+
+struct southbridge_ti_pcixx12_config {
+ int dummy;
+
+};
+
+#endif /* _SOUTHBRIDGE_TI_PCIXX12 */