aboutsummaryrefslogtreecommitdiff
path: root/src/southbridge/intel/lynxpoint/finalize.c
diff options
context:
space:
mode:
Diffstat (limited to 'src/southbridge/intel/lynxpoint/finalize.c')
-rw-r--r--src/southbridge/intel/lynxpoint/finalize.c4
1 files changed, 2 insertions, 2 deletions
diff --git a/src/southbridge/intel/lynxpoint/finalize.c b/src/southbridge/intel/lynxpoint/finalize.c
index 1ff38e9280..79a0915671 100644
--- a/src/southbridge/intel/lynxpoint/finalize.c
+++ b/src/southbridge/intel/lynxpoint/finalize.c
@@ -40,7 +40,7 @@ void intel_pch_finalize_smm(void)
#endif
/* TCLOCKDN: TC Lockdown */
- RCBA32_OR(0x0050, (1 << 31));
+ RCBA32_OR(0x0050, (1UL << 31));
/* BIOS Interface Lockdown */
RCBA32_OR(0x3410, (1 << 0));
@@ -55,7 +55,7 @@ void intel_pch_finalize_smm(void)
pci_or_config8(PCH_LPC_DEV, 0xa6, (1 << 1) | (1 << 2));
/* PMSYNC */
- RCBA32_OR(PMSYNC_CONFIG, (1 << 31));
+ RCBA32_OR(PMSYNC_CONFIG, (1UL << 31));
/* R/WO registers */
RCBA32(0x21a4) = RCBA32(0x21a4);