aboutsummaryrefslogtreecommitdiff
path: root/src/southbridge/intel/lynxpoint/early_me.c
diff options
context:
space:
mode:
Diffstat (limited to 'src/southbridge/intel/lynxpoint/early_me.c')
-rw-r--r--src/southbridge/intel/lynxpoint/early_me.c11
1 files changed, 4 insertions, 7 deletions
diff --git a/src/southbridge/intel/lynxpoint/early_me.c b/src/southbridge/intel/lynxpoint/early_me.c
index 1eb30a1ff7..e41b801a8b 100644
--- a/src/southbridge/intel/lynxpoint/early_me.c
+++ b/src/southbridge/intel/lynxpoint/early_me.c
@@ -112,18 +112,15 @@ int intel_early_me_uma_size(void)
static inline void set_global_reset(int enable)
{
- u32 etr3 = pci_read_config32(PCH_LPC_DEV, ETR3);
-
- /* Clear CF9 Without Resume Well Reset Enable */
- etr3 &= ~ETR3_CWORWRE;
+ u32 pmir = pci_read_config32(PCH_LPC_DEV, PMIR);
/* CF9GR indicates a Global Reset */
if (enable)
- etr3 |= ETR3_CF9GR;
+ pmir |= PMIR_CF9GR;
else
- etr3 &= ~ETR3_CF9GR;
+ pmir &= ~PMIR_CF9GR;
- pci_write_config32(PCH_LPC_DEV, ETR3, etr3);
+ pci_write_config32(PCH_LPC_DEV, PMIR, pmir);
}
int intel_early_me_init_done(u8 status)