aboutsummaryrefslogtreecommitdiff
path: root/src/southbridge/intel/i82801jx/Makefile.inc
diff options
context:
space:
mode:
Diffstat (limited to 'src/southbridge/intel/i82801jx/Makefile.inc')
-rw-r--r--src/southbridge/intel/i82801jx/Makefile.inc43
1 files changed, 43 insertions, 0 deletions
diff --git a/src/southbridge/intel/i82801jx/Makefile.inc b/src/southbridge/intel/i82801jx/Makefile.inc
new file mode 100644
index 0000000000..975a068e69
--- /dev/null
+++ b/src/southbridge/intel/i82801jx/Makefile.inc
@@ -0,0 +1,43 @@
+##
+## This file is part of the coreboot project.
+##
+## Copyright (C) 2008-2009 coresystems GmbH
+## 2012 secunet Security Networks AG
+##
+## This program is free software; you can redistribute it and/or modify
+## it under the terms of the GNU General Public License as published by
+## the Free Software Foundation; version 2 of the License.
+##
+## This program is distributed in the hope that it will be useful,
+## but WITHOUT ANY WARRANTY; without even the implied warranty of
+## MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+## GNU General Public License for more details.
+##
+
+ifeq ($(CONFIG_SOUTHBRIDGE_INTEL_I82801JX),y)
+
+ramstage-y += i82801ix.c
+ramstage-y += pci.c
+ramstage-y += lpc.c
+ramstage-y += pcie.c
+ramstage-y += usb_ehci.c
+ramstage-y += sata.c
+ramstage-y += hdaudio.c
+ramstage-y += thermal.c
+ramstage-y += smbus.c
+ramstage-y += ../common/pciehp.c
+
+ramstage-srcs += src/mainboard/$(MAINBOARDDIR)/hda_verb.c
+
+ramstage-y += ../i82801gx/reset.c
+ramstage-y += ../i82801gx/watchdog.c
+
+ramstage-$(CONFIG_HAVE_SMI_HANDLER) += smi.c
+ramstage-$(CONFIG_HAVE_SMI_HANDLER) += ../../../cpu/x86/smm/smmrelocate.S
+smm-$(CONFIG_HAVE_SMI_HANDLER) += smihandler.c
+
+romstage-y += early_init.c
+romstage-y += early_smbus.c
+romstage-y += dmi_setup.c
+
+endif