aboutsummaryrefslogtreecommitdiff
path: root/src/southbridge/intel/i82801ix/dmi_setup.c
diff options
context:
space:
mode:
Diffstat (limited to 'src/southbridge/intel/i82801ix/dmi_setup.c')
-rw-r--r--src/southbridge/intel/i82801ix/dmi_setup.c2
1 files changed, 0 insertions, 2 deletions
diff --git a/src/southbridge/intel/i82801ix/dmi_setup.c b/src/southbridge/intel/i82801ix/dmi_setup.c
index ffc57f2e1a..cbb52c4a6c 100644
--- a/src/southbridge/intel/i82801ix/dmi_setup.c
+++ b/src/southbridge/intel/i82801ix/dmi_setup.c
@@ -38,7 +38,6 @@ void i82801ix_dmi_setup(void)
RCBA8(RCBA_BCR) = 0x45;
RCBA32(RCBA_CIR6) &= ~(1 << 7);
-
/* VC1 setup for isochronous transfers: */
/* Set VC1 virtual channel id to 1. */
@@ -60,7 +59,6 @@ void i82801ix_dmi_setup(void)
/* Enable VC1. */
RCBA32(RCBA_V1CTL) |= (1 << 31);
-
/* Setup RCRB: */
/* Set component id to 2 for southbridge, northbridge has id 1. */