aboutsummaryrefslogtreecommitdiff
path: root/src/southbridge/intel/i82801gx/IOMAP
diff options
context:
space:
mode:
Diffstat (limited to 'src/southbridge/intel/i82801gx/IOMAP')
-rw-r--r--src/southbridge/intel/i82801gx/IOMAP35
1 files changed, 0 insertions, 35 deletions
diff --git a/src/southbridge/intel/i82801gx/IOMAP b/src/southbridge/intel/i82801gx/IOMAP
deleted file mode 100644
index 6c20f667d7..0000000000
--- a/src/southbridge/intel/i82801gx/IOMAP
+++ /dev/null
@@ -1,35 +0,0 @@
-Non-automatic IO-Addresses
---------------------------
-
-The following dynamic IO BARs are used on the ICH7 for the Kontron Default BIOS:
-
-GPIOBASE 0x480 (64 bytes)
-PMBASE 0x800 (128 bytes)
-SMBASE 0x400 (32 bytes)
-HWMON 0xa00 (??)
-
-The following dynamic IO BARs are used on the ICH7 for the Getac Default BIOS:
-
-GPIOBASE 0x1180 (64 bytes)
-PMBASE 0x1000 (128 bytes)
-SMBASE 0x18e0 (32 bytes)
-
-The Getac also needs an IO Trapped area of 0x0C bytes (defaults to 0x800)
-
-coreboot:
-GPIOBASE 0x480 (64 bytes)
-PMBASE 0x500 (128 bytes)
-SMBASE 0x400 (32 bytes)
-HWMON 0xa00 (??)
-
-
-
-NOTE: Coreboot sets the SMBASE to 0xf00 in auto.c. But it gets relocated
-in stage2 because its a "normal BAR" (to 0x2080 in one case here).
-
-This is not unhealthy but at least confusing. We should provide a method to
-nail down certain resources for stage2.
-
-For a list of static I/O space allocation look at 6.3.1 of the ICH7 Family
-Datasheet.
-