summaryrefslogtreecommitdiff
path: root/src/southbridge/intel/fsp_rangeley
diff options
context:
space:
mode:
Diffstat (limited to 'src/southbridge/intel/fsp_rangeley')
-rw-r--r--src/southbridge/intel/fsp_rangeley/Makefile.inc1
-rw-r--r--src/southbridge/intel/fsp_rangeley/early_init.c9
2 files changed, 3 insertions, 7 deletions
diff --git a/src/southbridge/intel/fsp_rangeley/Makefile.inc b/src/southbridge/intel/fsp_rangeley/Makefile.inc
index 995d0dc213..48ac522ddd 100644
--- a/src/southbridge/intel/fsp_rangeley/Makefile.inc
+++ b/src/southbridge/intel/fsp_rangeley/Makefile.inc
@@ -37,7 +37,6 @@ romstage-y += romstage.c
romstage-$(CONFIG_USBDEBUG) += usb_debug.c
ramstage-$(CONFIG_USBDEBUG) += usb_debug.c
-$(obj)/southbridge/intel/fsp_rangeley/early_init.romstage.o : $(obj)/build.h
ifeq ($(CONFIG_INCLUDE_ME),y)
INTERMEDIATE+=rangeley_add_descriptor
diff --git a/src/southbridge/intel/fsp_rangeley/early_init.c b/src/southbridge/intel/fsp_rangeley/early_init.c
index bd3d12ccb5..844f4b8492 100644
--- a/src/southbridge/intel/fsp_rangeley/early_init.c
+++ b/src/southbridge/intel/fsp_rangeley/early_init.c
@@ -25,7 +25,7 @@
#include <arch/io.h>
#include <device/pci_def.h>
#include <pc80/mc146818rtc.h>
-#include <build.h>
+#include <version.h>
#include <device/pci_def.h>
#include "pci_devs.h"
#include "soc.h"
@@ -59,11 +59,8 @@ static void reset_rtc(void)
if (rtc_failed) {
printk(BIOS_DEBUG,
- "RTC Failure detected. Resetting Date to %x/%x/%x%x\n",
- COREBOOT_BUILD_MONTH_BCD,
- COREBOOT_BUILD_DAY_BCD,
- 0x20,
- COREBOOT_BUILD_YEAR_BCD);
+ "RTC Failure detected. Resetting Date to %s\n",
+ coreboot_dmi_date);
/* Clear the power failure flag */
write32(DEFAULT_PBASE + GEN_PMCON1, gen_pmcon1 & ~RPS);