aboutsummaryrefslogtreecommitdiff
path: root/src/southbridge/intel/fsp_rangeley/early_init.c
diff options
context:
space:
mode:
Diffstat (limited to 'src/southbridge/intel/fsp_rangeley/early_init.c')
-rw-r--r--src/southbridge/intel/fsp_rangeley/early_init.c2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/southbridge/intel/fsp_rangeley/early_init.c b/src/southbridge/intel/fsp_rangeley/early_init.c
index 0697785b21..bd3d12ccb5 100644
--- a/src/southbridge/intel/fsp_rangeley/early_init.c
+++ b/src/southbridge/intel/fsp_rangeley/early_init.c
@@ -69,7 +69,7 @@ static void reset_rtc(void)
write32(DEFAULT_PBASE + GEN_PMCON1, gen_pmcon1 & ~RPS);
}
- rtc_init(rtc_failed);
+ cmos_init(rtc_failed);
}
void rangeley_sb_early_initialization(void)