aboutsummaryrefslogtreecommitdiff
path: root/src/southbridge/intel/common/rcba.h
diff options
context:
space:
mode:
Diffstat (limited to 'src/southbridge/intel/common/rcba.h')
-rw-r--r--src/southbridge/intel/common/rcba.h12
1 files changed, 8 insertions, 4 deletions
diff --git a/src/southbridge/intel/common/rcba.h b/src/southbridge/intel/common/rcba.h
index b6cba8ea5f..e7482f9bdb 100644
--- a/src/southbridge/intel/common/rcba.h
+++ b/src/southbridge/intel/common/rcba.h
@@ -18,12 +18,12 @@
#define SOUTHBRIDGE_INTEL_DEFAULT_RCBA_H
#ifndef __ACPI__
+
#define DEFAULT_RCBA ((u8 *)0xfed1c000)
-#else
-#define DEFAULT_RCBA 0xfed1c000
-#endif
-#ifndef __ACPI__
+/* Root Complex Register Block */
+#define RCBA 0xf0
+#define RCBA_ENABLE 0x01
#define RCBA8(x) (*((volatile u8 *)(DEFAULT_RCBA + x)))
#define RCBA16(x) (*((volatile u16 *)(DEFAULT_RCBA + x)))
@@ -36,6 +36,10 @@
#define RCBA32_AND_OR(x, and, or) RCBA_AND_OR(32, x, and, or)
#define RCBA32_OR(x, or) RCBA_AND_OR(32, x, ~0UL, or)
+#else
+
+#define DEFAULT_RCBA 0xfed1c000
#endif /* __ACPI__ */
+
#endif /* SOUTHBRIDGE_INTEL_DEFAULT_RCBA_H */