aboutsummaryrefslogtreecommitdiff
path: root/src/southbridge/dmp/vortex86ex/southbridge.h
diff options
context:
space:
mode:
Diffstat (limited to 'src/southbridge/dmp/vortex86ex/southbridge.h')
-rw-r--r--src/southbridge/dmp/vortex86ex/southbridge.h7
1 files changed, 5 insertions, 2 deletions
diff --git a/src/southbridge/dmp/vortex86ex/southbridge.h b/src/southbridge/dmp/vortex86ex/southbridge.h
index 60e6dbcaac..0cc28facb6 100644
--- a/src/southbridge/dmp/vortex86ex/southbridge.h
+++ b/src/southbridge/dmp/vortex86ex/southbridge.h
@@ -23,7 +23,7 @@
#define SB PCI_DEV(0, 7, 0)
#define SB_REG_LPCCR 0x41
#define SB_REG_FRCSCR 0x42
-#define SB_REG_PIRQ_X_ROUT 0x58
+#define SB_REG_PIRQ_ROUTE 0x58
#define SB_REG_UART_CFG_IO_BASE 0x60
#define SB_REG_GPIO_CFG_IO_BASE 0x62
#define SB_REG_CS_BASE0 0x90
@@ -31,12 +31,15 @@
#define SB_REG_CS_BASE1 0x98
#define SB_REG_CS_BASE_MASK1 0x9c
#define SB_REG_IPPCR 0xb0
-#define SB_REG_PIRQ_X_ROUT2 0xb4
+#define SB_REG_EXT_PIRQ_ROUTE 0xb4
#define SB_REG_OCDCR 0xbc
#define SB_REG_IPFCR 0xc0
#define SB_REG_FRWPR 0xc4
#define SB_REG_STRAP 0xce
+#define SB1 PCI_DEV(0, 7, 1)
+#define SB1_REG_EXT_PIRQ_ROUTE2 0xb4
+
#define SYSTEM_CTL_PORT 0x92
#endif /* SOUTHBRIDGE_H */