summaryrefslogtreecommitdiff
path: root/src/soc
diff options
context:
space:
mode:
Diffstat (limited to 'src/soc')
-rw-r--r--src/soc/intel/denverton_ns/Kconfig23
-rw-r--r--src/soc/intel/denverton_ns/Makefile.inc5
2 files changed, 2 insertions, 26 deletions
diff --git a/src/soc/intel/denverton_ns/Kconfig b/src/soc/intel/denverton_ns/Kconfig
index f6bafae861..ee8e9eb2b2 100644
--- a/src/soc/intel/denverton_ns/Kconfig
+++ b/src/soc/intel/denverton_ns/Kconfig
@@ -41,31 +41,12 @@ config CPU_SPECIFIC_OPTIONS
select CPU_INTEL_COMMON
select CPU_INTEL_FIRMWARE_INTERFACE_TABLE
select SUPPORT_CPU_UCODE_IN_CBFS
+ select FSP_T_XIP if FSP_CAR
+ select FSP_M_XIP
config MMCONF_BASE_ADDRESS
default 0xe0000000
-config FSP_T_ADDR
- hex "Intel FSP-T (temp RAM init) binary location"
- depends on ADD_FSP_BINARIES && FSP_CAR
- default 0xfff30000
- help
- The memory location of the Intel FSP-T binary for this platform.
-
-config FSP_M_ADDR
- hex "Intel FSP-M (memory init) binary location"
- depends on ADD_FSP_BINARIES
- default 0xfff32000
- help
- The memory location of the Intel FSP-M binary for this platform.
-
-config FSP_S_ADDR
- hex "Intel FSP-S (silicon init) binary location"
- depends on ADD_FSP_BINARIES
- default 0xfffc3000
- help
- The memory location of the Intel FSP-S binary for this platform.
-
config FSP_HEADER_PATH
default "3rdparty/fsp/DenvertonNSFspBinPkg/Include/"
diff --git a/src/soc/intel/denverton_ns/Makefile.inc b/src/soc/intel/denverton_ns/Makefile.inc
index d8e18496d1..beb3471955 100644
--- a/src/soc/intel/denverton_ns/Makefile.inc
+++ b/src/soc/intel/denverton_ns/Makefile.inc
@@ -74,11 +74,6 @@ verstage-$(CONFIG_DRIVERS_UART_8250MEM) += uart_debug.c
CPPFLAGS_common += -I$(src)/soc/intel/denverton_ns/include
-##Set FSP binary blobs memory location
-$(call strip_quotes,$(CONFIG_FSP_T_CBFS))-options := -b $(CONFIG_FSP_T_ADDR) --xip
-$(call strip_quotes,$(CONFIG_FSP_M_CBFS))-options := -b $(CONFIG_FSP_M_ADDR) --xip
-$(call strip_quotes,$(CONFIG_FSP_S_CBFS))-options := -b $(CONFIG_FSP_S_ADDR) --xip
-
cpu_microcode_bins += 3rdparty/intel-microcode/intel-ucode/06-5f-01
endif ## CONFIG_SOC_INTEL_DENVERTON_NS