diff options
Diffstat (limited to 'src/soc/samsung')
| -rw-r--r-- | src/soc/samsung/exynos5420/include/soc/memlayout.ld | 2 | ||||
| -rw-r--r-- | src/soc/samsung/exynos5420/include/soc/setup.h | 2 |
2 files changed, 2 insertions, 2 deletions
diff --git a/src/soc/samsung/exynos5420/include/soc/memlayout.ld b/src/soc/samsung/exynos5420/include/soc/memlayout.ld index 1f13bb9e62..bc5d0669da 100644 --- a/src/soc/samsung/exynos5420/include/soc/memlayout.ld +++ b/src/soc/samsung/exynos5420/include/soc/memlayout.ld @@ -26,7 +26,7 @@ SECTIONS { SRAM_START(0x2020000) /* 17K hole, includes BL1 */ - /* Bootblock is preceeded by 16 byte variable length BL2 checksum. */ + /* Bootblock is preceded by 16 byte variable length BL2 checksum. */ BOOTBLOCK(0x2024410, 32K - 16) /* 15K hole */ ROMSTAGE(0x2030000, 128K) diff --git a/src/soc/samsung/exynos5420/include/soc/setup.h b/src/soc/samsung/exynos5420/include/soc/setup.h index f024a2df45..139f5b756a 100644 --- a/src/soc/samsung/exynos5420/include/soc/setup.h +++ b/src/soc/samsung/exynos5420/include/soc/setup.h @@ -729,7 +729,7 @@ struct exynos5_phy_control; #define CTRL_RDLAT_OFFSET 0 #define CMD_DEFAULT_LPDDR3 0xF -#define CMD_DEFUALT_OFFSET 0 +#define CMD_DEFAULT_OFFSET 0 #define T_WRDATA_EN 0x7 #define T_WRDATA_EN_DDR3 0x8 /* FIXME(dhendrix): 6 for DDR3? see T_wrdata_en */ #define T_WRDATA_EN_OFFSET 16 |