summaryrefslogtreecommitdiff
path: root/src/soc/qualcomm/ipq806x/Makefile.mk
diff options
context:
space:
mode:
Diffstat (limited to 'src/soc/qualcomm/ipq806x/Makefile.mk')
-rw-r--r--src/soc/qualcomm/ipq806x/Makefile.mk77
1 files changed, 77 insertions, 0 deletions
diff --git a/src/soc/qualcomm/ipq806x/Makefile.mk b/src/soc/qualcomm/ipq806x/Makefile.mk
new file mode 100644
index 0000000000..c01486d3a8
--- /dev/null
+++ b/src/soc/qualcomm/ipq806x/Makefile.mk
@@ -0,0 +1,77 @@
+## SPDX-License-Identifier: GPL-2.0-only
+
+ifeq ($(CONFIG_SOC_QC_IPQ806X),y)
+
+bootblock-y += clock.c
+bootblock-y += gpio.c
+bootblock-$(CONFIG_SPI_FLASH) += spi.c
+bootblock-y += timer.c
+bootblock-y += uart.c
+
+verstage-y += clock.c
+verstage-y += gpio.c
+verstage-y += gsbi.c
+verstage-y += i2c.c
+verstage-y += qup.c
+verstage-y += spi.c
+verstage-y += timer.c
+verstage-y += uart.c
+
+romstage-y += clock.c
+romstage-y += blobs_init.c
+romstage-y += gpio.c
+romstage-$(CONFIG_SPI_FLASH) += spi.c
+romstage-y += timer.c
+romstage-y += uart.c
+romstage-y += cbmem.c
+romstage-y += i2c.c
+romstage-y += gsbi.c
+romstage-y += qup.c
+
+ramstage-y += blobs_init.c
+ramstage-y += clock.c
+ramstage-y += gpio.c
+ramstage-y += lcc.c
+ramstage-y += soc.c
+ramstage-$(CONFIG_SPI_FLASH) += spi.c
+ramstage-y += timer.c
+ramstage-y += uart.c # Want the UART always ready for the kernels' earlyprintk
+ramstage-y += usb.c
+ramstage-y += tz_wrapper.S
+ramstage-y += gsbi.c
+ramstage-y += i2c.c
+ramstage-y += qup.c
+ramstage-y += spi.c
+
+ifeq ($(CONFIG_USE_BLOBS),y)
+
+# Add MBN header to allow SBL3 to start coreboot bootblock
+$(objcbfs)/bootblock.mbn: $(objcbfs)/bootblock.raw.bin
+ @printf " ADD MBN $(subst $(obj)/,,$(@))\n"
+ ./util/qualcomm/ipqheader.py $(call loadaddr,bootblock) $< $@.tmp
+ @mv $@.tmp $@
+
+# Create a complete bootblock which will start up the system
+$(objcbfs)/bootblock.bin: $(call strip_quotes,$(CONFIG_SBL_BLOB)) \
+ $(objcbfs)/bootblock.mbn
+ @printf " MBNCAT $(subst $(obj)/,,$(@))\n"
+ @util/qualcomm/mbncat.py -o $@.tmp $^
+ @mv $@.tmp $@
+
+endif
+
+CPPFLAGS_common += -Isrc/soc/qualcomm/ipq806x/include
+
+# List of binary blobs coreboot needs in CBFS to be able to boot up this SOC
+mbn-files := cdt.mbn ddr.mbn rpm.mbn tz.mbn
+
+# Location of the binary blobs
+mbn-root := 3rdparty/blobs/cpu/qualcomm/ipq806x
+
+# Create make variables to aid cbfs-files-handler in processing the blobs (add
+# them all as raw binaries at the root level).
+$(foreach f,$(mbn-files),$(eval cbfs-files-y += $(f))\
+ $(eval $(f)-file := $(mbn-root)/$(f))\
+ $(eval $(f)-type := raw))
+
+endif