aboutsummaryrefslogtreecommitdiff
path: root/src/soc/intel/skylake/romstage/romstage.c
diff options
context:
space:
mode:
Diffstat (limited to 'src/soc/intel/skylake/romstage/romstage.c')
-rw-r--r--src/soc/intel/skylake/romstage/romstage.c18
1 files changed, 6 insertions, 12 deletions
diff --git a/src/soc/intel/skylake/romstage/romstage.c b/src/soc/intel/skylake/romstage/romstage.c
index 9add1e688f..cefe7426e4 100644
--- a/src/soc/intel/skylake/romstage/romstage.c
+++ b/src/soc/intel/skylake/romstage/romstage.c
@@ -171,10 +171,8 @@ static void soc_peg_init_params(FSP_M_CONFIG *m_cfg,
* in FSP
*/
dev = pcidev_path_on_root(SA_DEVFN_PEG0); /* PEG 0:1:0 */
- if (!dev || !dev->enabled)
- m_cfg->Peg0Enable = 0;
- else if (dev->enabled) {
- m_cfg->Peg0Enable = dev->enabled;
+ m_cfg->Peg0Enable = dev && dev->enabled;
+ if (m_cfg->Peg0Enable) {
m_cfg->Peg0MaxLinkWidth = config->Peg0MaxLinkWidth;
/* Use maximum possible link speed */
m_cfg->Peg0MaxLinkSpeed = 0;
@@ -186,10 +184,8 @@ static void soc_peg_init_params(FSP_M_CONFIG *m_cfg,
}
dev = pcidev_path_on_root(SA_DEVFN_PEG1); /* PEG 0:1:1 */
- if (!dev || !dev->enabled)
- m_cfg->Peg1Enable = 0;
- else if (dev->enabled) {
- m_cfg->Peg1Enable = dev->enabled;
+ m_cfg->Peg1Enable = dev && dev->enabled;
+ if (m_cfg->Peg1Enable) {
m_cfg->Peg1MaxLinkWidth = config->Peg1MaxLinkWidth;
m_cfg->Peg1MaxLinkSpeed = 0;
m_cfg->Peg1PowerDownUnusedLanes = 1;
@@ -198,10 +194,8 @@ static void soc_peg_init_params(FSP_M_CONFIG *m_cfg,
}
dev = pcidev_path_on_root(SA_DEVFN_PEG2); /* PEG 0:1:2 */
- if (!dev || !dev->enabled)
- m_cfg->Peg2Enable = 0;
- else if (dev->enabled) {
- m_cfg->Peg2Enable = dev->enabled;
+ m_cfg->Peg2Enable = dev && dev->enabled;
+ if (m_cfg->Peg2Enable) {
m_cfg->Peg2MaxLinkWidth = config->Peg2MaxLinkWidth;
m_cfg->Peg2MaxLinkSpeed = 0;
m_cfg->Peg2PowerDownUnusedLanes = 1;