aboutsummaryrefslogtreecommitdiff
path: root/src/soc/intel/quark/romstage/fsp2_0.c
diff options
context:
space:
mode:
Diffstat (limited to 'src/soc/intel/quark/romstage/fsp2_0.c')
-rw-r--r--src/soc/intel/quark/romstage/fsp2_0.c3
1 files changed, 1 insertions, 2 deletions
diff --git a/src/soc/intel/quark/romstage/fsp2_0.c b/src/soc/intel/quark/romstage/fsp2_0.c
index 74796448c4..900ec1b4ca 100644
--- a/src/soc/intel/quark/romstage/fsp2_0.c
+++ b/src/soc/intel/quark/romstage/fsp2_0.c
@@ -80,8 +80,7 @@ asmlinkage void *car_stage_c_entry(void)
postcar_frame_add_mtrr(&pcf, 0x80000000, 0x80000, MTRR_TYPE_WRBACK);
/* Cache SPI flash - Write protect not supported */
- postcar_frame_add_mtrr(&pcf, CACHE_ROM_BASE, CACHE_ROM_SIZE,
- MTRR_TYPE_WRTHROUGH);
+ postcar_frame_add_romcache(&pcf, MTRR_TYPE_WRTHROUGH);
run_postcar_phase(&pcf);
return NULL;