aboutsummaryrefslogtreecommitdiff
path: root/src/soc/intel/fsp_baytrail/romstage/romstage.c
diff options
context:
space:
mode:
Diffstat (limited to 'src/soc/intel/fsp_baytrail/romstage/romstage.c')
-rw-r--r--src/soc/intel/fsp_baytrail/romstage/romstage.c9
1 files changed, 3 insertions, 6 deletions
diff --git a/src/soc/intel/fsp_baytrail/romstage/romstage.c b/src/soc/intel/fsp_baytrail/romstage/romstage.c
index cd3cd90d21..6dff7434cf 100644
--- a/src/soc/intel/fsp_baytrail/romstage/romstage.c
+++ b/src/soc/intel/fsp_baytrail/romstage/romstage.c
@@ -40,7 +40,7 @@
#include <drivers/intel/fsp/fsp_util.h>
#include <baytrail/pmc.h>
#include <baytrail/spi.h>
-#include <build.h>
+#include <version.h>
#include <pc80/mc146818rtc.h>
#include <device/pci_def.h>
#include <console/cbmem_console.h>
@@ -142,11 +142,8 @@ static void baytrail_rtc_init(void)
if (rtc_failed) {
printk(BIOS_DEBUG,
- "RTC Failure detected. Resetting Date to %x/%x/%x%x\n",
- COREBOOT_BUILD_MONTH_BCD,
- COREBOOT_BUILD_DAY_BCD,
- 0x20,
- COREBOOT_BUILD_YEAR_BCD);
+ "RTC Failure detected. Resetting Date to %s\n",
+ coreboot_dmi_date);
write32(DEFAULT_PBASE + GEN_PMCON1, gen_pmcon1 & ~RPS);
}