summaryrefslogtreecommitdiff
path: root/src/soc/intel/common
diff options
context:
space:
mode:
Diffstat (limited to 'src/soc/intel/common')
-rw-r--r--src/soc/intel/common/block/gpio/gpio.c18
-rw-r--r--src/soc/intel/common/block/include/intelblocks/gpio.h20
2 files changed, 38 insertions, 0 deletions
diff --git a/src/soc/intel/common/block/gpio/gpio.c b/src/soc/intel/common/block/gpio/gpio.c
index 3a0594cba1..d37601ce3b 100644
--- a/src/soc/intel/common/block/gpio/gpio.c
+++ b/src/soc/intel/common/block/gpio/gpio.c
@@ -609,3 +609,21 @@ void gpi_clear_int_cfg(void)
}
}
}
+
+/* The function performs GPIO Power Management programming. */
+void gpio_pm_configure(const uint8_t *misccfg_pm_values, size_t num)
+{
+ int i;
+ size_t gpio_communities;
+ uint8_t misccfg_pm_mask = MISCCFG_ENABLE_GPIO_PM_CONFIG;
+ const struct pad_community *comm;
+
+ comm = soc_gpio_get_community(&gpio_communities);
+ if (gpio_communities != num)
+ die("Incorrect GPIO community count!\n");
+
+ /* Program GPIO_MISCCFG */
+ for (i = 0; i < num; i++, comm++)
+ pcr_rmw8(comm->port, GPIO_MISCCFG,
+ misccfg_pm_mask, misccfg_pm_values[i]);
+}
diff --git a/src/soc/intel/common/block/include/intelblocks/gpio.h b/src/soc/intel/common/block/include/intelblocks/gpio.h
index 417929329f..a2cccc7cd2 100644
--- a/src/soc/intel/common/block/include/intelblocks/gpio.h
+++ b/src/soc/intel/common/block/include/intelblocks/gpio.h
@@ -23,6 +23,23 @@
#ifndef __ACPI__
#include <types.h>
+/* GPIO community IOSF sideband clock gating */
+#define MISCCFG_GPSIDEDPCGEN (1 << 5)
+/* GPIO community RCOMP clock gating */
+#define MISCCFG_GPRCOMPCDLCGEN (1 << 4)
+/* GPIO community RTC clock gating */
+#define MISCCFG_GPRTCDLCGEN (1 << 3)
+/* GFX controller clock gating */
+#define MISCCFG_GSXSLCGEN (1 << 2)
+/* GPIO community partition clock gating */
+#define MISCCFG_GPDPCGEN (1 << 1)
+/* GPIO community local clock gating */
+#define MISCCFG_GPDLCGEN (1 << 0)
+/* Enable GPIO community power management configuration */
+#define MISCCFG_ENABLE_GPIO_PM_CONFIG (MISCCFG_GPSIDEDPCGEN | \
+ MISCCFG_GPRCOMPCDLCGEN | MISCCFG_GPRTCDLCGEN | MISCCFG_GSXSLCGEN \
+ | MISCCFG_GPDPCGEN | MISCCFG_GPDLCGEN)
+
/*
* GPIO numbers may not be contiguous and instead will have a different
* starting pin number for each pad group.
@@ -215,5 +232,8 @@ uint32_t soc_gpio_pad_config_fixup(const struct pad_config *cfg,
*/
void gpi_clear_int_cfg(void);
+/* The function performs GPIO Power Management programming. */
+void gpio_pm_configure(const uint8_t *misccfg_pm_values, size_t num);
+
#endif
#endif /* _SOC_INTELBLOCKS_GPIO_H_ */