aboutsummaryrefslogtreecommitdiff
path: root/src/soc/intel/common/block/pmc/Kconfig
diff options
context:
space:
mode:
Diffstat (limited to 'src/soc/intel/common/block/pmc/Kconfig')
-rw-r--r--src/soc/intel/common/block/pmc/Kconfig6
1 files changed, 6 insertions, 0 deletions
diff --git a/src/soc/intel/common/block/pmc/Kconfig b/src/soc/intel/common/block/pmc/Kconfig
index 3aa0da8b1e..ce41b23620 100644
--- a/src/soc/intel/common/block/pmc/Kconfig
+++ b/src/soc/intel/common/block/pmc/Kconfig
@@ -29,3 +29,9 @@ config PMC_GLOBAL_RESET_ENABLE_LOCK
and lock register is located under PMC BASE at offset ETR.
Note that the reset register is still at 0xCF9 this only
controls the enable and lock feature.
+
+config PMC_LOW_POWER_MODE_PROGRAM
+ bool
+ help
+ Enable this for PMC devices to perform registers programming
+ to ensure low power in active idle scenario.