aboutsummaryrefslogtreecommitdiff
path: root/src/soc/intel/common/block/pcie/pcie.c
diff options
context:
space:
mode:
Diffstat (limited to 'src/soc/intel/common/block/pcie/pcie.c')
-rw-r--r--src/soc/intel/common/block/pcie/pcie.c26
1 files changed, 25 insertions, 1 deletions
diff --git a/src/soc/intel/common/block/pcie/pcie.c b/src/soc/intel/common/block/pcie/pcie.c
index c4b266acc1..2ec37e27b7 100644
--- a/src/soc/intel/common/block/pcie/pcie.c
+++ b/src/soc/intel/common/block/pcie/pcie.c
@@ -1,7 +1,7 @@
/*
* This file is part of the coreboot project.
*
- * Copyright (C) 2017 Intel Corporation.
+ * Copyright (C) 2017-2018 Intel Corporation.
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
@@ -166,6 +166,30 @@ static const unsigned short pcie_device_ids[] = {
PCI_DEVICE_ID_INTEL_CNL_LP_PCIE_RP14,
PCI_DEVICE_ID_INTEL_CNL_LP_PCIE_RP15,
PCI_DEVICE_ID_INTEL_CNL_LP_PCIE_RP16,
+ PCI_DEVICE_ID_INTEL_CNP_H_PCIE_RP1,
+ PCI_DEVICE_ID_INTEL_CNP_H_PCIE_RP2,
+ PCI_DEVICE_ID_INTEL_CNP_H_PCIE_RP3,
+ PCI_DEVICE_ID_INTEL_CNP_H_PCIE_RP4,
+ PCI_DEVICE_ID_INTEL_CNP_H_PCIE_RP5,
+ PCI_DEVICE_ID_INTEL_CNP_H_PCIE_RP6,
+ PCI_DEVICE_ID_INTEL_CNP_H_PCIE_RP7,
+ PCI_DEVICE_ID_INTEL_CNP_H_PCIE_RP8,
+ PCI_DEVICE_ID_INTEL_CNP_H_PCIE_RP9,
+ PCI_DEVICE_ID_INTEL_CNP_H_PCIE_RP10,
+ PCI_DEVICE_ID_INTEL_CNP_H_PCIE_RP11,
+ PCI_DEVICE_ID_INTEL_CNP_H_PCIE_RP12,
+ PCI_DEVICE_ID_INTEL_CNP_H_PCIE_RP13,
+ PCI_DEVICE_ID_INTEL_CNP_H_PCIE_RP14,
+ PCI_DEVICE_ID_INTEL_CNP_H_PCIE_RP15,
+ PCI_DEVICE_ID_INTEL_CNP_H_PCIE_RP16,
+ PCI_DEVICE_ID_INTEL_CNP_H_PCIE_RP17,
+ PCI_DEVICE_ID_INTEL_CNP_H_PCIE_RP18,
+ PCI_DEVICE_ID_INTEL_CNP_H_PCIE_RP19,
+ PCI_DEVICE_ID_INTEL_CNP_H_PCIE_RP20,
+ PCI_DEVICE_ID_INTEL_CNP_H_PCIE_RP21,
+ PCI_DEVICE_ID_INTEL_CNP_H_PCIE_RP22,
+ PCI_DEVICE_ID_INTEL_CNP_H_PCIE_RP23,
+ PCI_DEVICE_ID_INTEL_CNP_H_PCIE_RP24,
0
};