aboutsummaryrefslogtreecommitdiff
path: root/src/soc/intel/cannonlake/acpi/scs.asl
diff options
context:
space:
mode:
Diffstat (limited to 'src/soc/intel/cannonlake/acpi/scs.asl')
-rw-r--r--src/soc/intel/cannonlake/acpi/scs.asl10
1 files changed, 10 insertions, 0 deletions
diff --git a/src/soc/intel/cannonlake/acpi/scs.asl b/src/soc/intel/cannonlake/acpi/scs.asl
index 4d68d56391..4062e704a1 100644
--- a/src/soc/intel/cannonlake/acpi/scs.asl
+++ b/src/soc/intel/cannonlake/acpi/scs.asl
@@ -13,6 +13,8 @@
* GNU General Public License for more details.
*/
+#include <soc/pcr_ids.h>
+
Scope (\_SB.PCI0) {
/* EMMC */
Device(PEMC) {
@@ -34,6 +36,10 @@ Scope (\_SB.PCI0) {
Store(0, PGEN) // Disable PG
+ /* Clear register 0x1C20/0x4820 */
+ ^^PCRA (PID_EMMC, 0x1C20, 0x0)
+ ^^PCRA (PID_EMMC, 0x4820, 0x0)
+
/* Set Power State to D0 */
And (PMCR, 0xFFFC, PMCR)
Store (PMCR, ^TEMP)
@@ -78,6 +84,10 @@ Scope (\_SB.PCI0) {
{
Store (0, PGEN) /* Disable PG */
+ /* Clear register 0x1C20/0x4820 */
+ ^^PCRA (PID_SDX, 0x1C20, 0x0)
+ ^^PCRA (PID_SDX, 0x4820, 0x0)
+
/* Set Power State to D0 */
And (PMCR, 0xFFFC, PMCR)
Store (PMCR, ^TEMP)