aboutsummaryrefslogtreecommitdiff
path: root/src/soc/intel/broadwell/romstage/cache_as_ram.inc
diff options
context:
space:
mode:
Diffstat (limited to 'src/soc/intel/broadwell/romstage/cache_as_ram.inc')
-rw-r--r--src/soc/intel/broadwell/romstage/cache_as_ram.inc2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/soc/intel/broadwell/romstage/cache_as_ram.inc b/src/soc/intel/broadwell/romstage/cache_as_ram.inc
index d1bb3eef48..fd9f829286 100644
--- a/src/soc/intel/broadwell/romstage/cache_as_ram.inc
+++ b/src/soc/intel/broadwell/romstage/cache_as_ram.inc
@@ -136,7 +136,7 @@ clear_mtrrs:
* IMPORTANT: The following calculation _must_ be done at runtime. See
* https://www.coreboot.org/pipermail/coreboot/2010-October/060855.html
*/
- movl $copy_and_run, %eax
+ movl $_program, %eax
andl $(~(CONFIG_XIP_ROM_SIZE - 1)), %eax
orl $MTRR_TYPE_WRPROT, %eax
wrmsr