aboutsummaryrefslogtreecommitdiff
path: root/src/soc/intel/braswell/romstage/romstage.c
diff options
context:
space:
mode:
Diffstat (limited to 'src/soc/intel/braswell/romstage/romstage.c')
-rw-r--r--src/soc/intel/braswell/romstage/romstage.c1
1 files changed, 1 insertions, 0 deletions
diff --git a/src/soc/intel/braswell/romstage/romstage.c b/src/soc/intel/braswell/romstage/romstage.c
index 00710fe837..87b1af09df 100644
--- a/src/soc/intel/braswell/romstage/romstage.c
+++ b/src/soc/intel/braswell/romstage/romstage.c
@@ -181,6 +181,7 @@ void soc_pre_console_init(void)
void soc_romstage_init(struct romstage_params *params)
{
/* Continue chipset initialization */
+ set_max_freq();
spi_init();
#if IS_ENABLED(CONFIG_EC_GOOGLE_CHROMEEC)