aboutsummaryrefslogtreecommitdiff
path: root/src/soc/intel/apollolake/chip.c
diff options
context:
space:
mode:
Diffstat (limited to 'src/soc/intel/apollolake/chip.c')
-rw-r--r--src/soc/intel/apollolake/chip.c16
1 files changed, 16 insertions, 0 deletions
diff --git a/src/soc/intel/apollolake/chip.c b/src/soc/intel/apollolake/chip.c
index afbb45cd04..a3ce48383d 100644
--- a/src/soc/intel/apollolake/chip.c
+++ b/src/soc/intel/apollolake/chip.c
@@ -593,6 +593,22 @@ static void glk_fsp_silicon_init_params_cb(
struct soc_intel_apollolake_config *cfg, FSP_S_CONFIG *silconfig)
{
#if IS_ENABLED(CONFIG_SOC_INTEL_GLK)
+ uint8_t port;
+
+ for (port = 0; port < APOLLOLAKE_USB2_PORT_MAX; port++) {
+ if (!cfg->usb2eye[port].Usb20OverrideEn)
+ continue;
+
+ silconfig->Usb2AfePehalfbit[port] =
+ cfg->usb2eye[port].Usb20PerPortTxPeHalf;
+ silconfig->Usb2AfePetxiset[port] =
+ cfg->usb2eye[port].Usb20PerPortPeTxiSet;
+ silconfig->Usb2AfeTxiset[port] =
+ cfg->usb2eye[port].Usb20PerPortTxiSet;
+ silconfig->Usb2AfePredeemp[port] =
+ cfg->usb2eye[port].Usb20IUsbTxEmphasisEn;
+ }
+
silconfig->Gmm = 0;
/* On Geminilake, we need to override the default FSP PCIe de-emphasis