summaryrefslogtreecommitdiff
path: root/src/soc/intel/alderlake
diff options
context:
space:
mode:
Diffstat (limited to 'src/soc/intel/alderlake')
-rw-r--r--src/soc/intel/alderlake/fsp_params.c2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/soc/intel/alderlake/fsp_params.c b/src/soc/intel/alderlake/fsp_params.c
index b43203038f..46555b0719 100644
--- a/src/soc/intel/alderlake/fsp_params.c
+++ b/src/soc/intel/alderlake/fsp_params.c
@@ -1342,7 +1342,7 @@ void platform_fsp_silicon_init_params_cb(FSPS_UPD *supd)
* 1 | After TCSS initialization completed | for TCSS specific init
* 2 | Before BIOS Reset CPL is set by FSP-S | for CPU specific init
*/
-void platform_fsp_multi_phase_init_cb(uint32_t phase_index)
+void platform_fsp_silicon_multi_phase_init_cb(uint32_t phase_index)
{
switch (phase_index) {
case 1: