aboutsummaryrefslogtreecommitdiff
path: root/src/soc/intel/alderlake/romstage/fsp_params.c
diff options
context:
space:
mode:
Diffstat (limited to 'src/soc/intel/alderlake/romstage/fsp_params.c')
-rw-r--r--src/soc/intel/alderlake/romstage/fsp_params.c3
1 files changed, 3 insertions, 0 deletions
diff --git a/src/soc/intel/alderlake/romstage/fsp_params.c b/src/soc/intel/alderlake/romstage/fsp_params.c
index 38c1a1b279..868d75e9da 100644
--- a/src/soc/intel/alderlake/romstage/fsp_params.c
+++ b/src/soc/intel/alderlake/romstage/fsp_params.c
@@ -157,6 +157,9 @@ static void soc_memory_init_params(FSP_M_CONFIG *m_cfg,
m_cfg->CpuPcieRpEnableMask = is_dev_enabled(dev);
m_cfg->TmeEnable = CONFIG(INTEL_TME);
+
+ /* Skip GPIO configuration from FSP */
+ m_cfg->GpioOverride = 0x1;
}
void platform_fsp_memory_init_params_cb(FSPM_UPD *mupd, uint32_t version)