aboutsummaryrefslogtreecommitdiff
path: root/src/soc/intel/alderlake/include/soc/meminit.h
diff options
context:
space:
mode:
Diffstat (limited to 'src/soc/intel/alderlake/include/soc/meminit.h')
-rw-r--r--src/soc/intel/alderlake/include/soc/meminit.h6
1 files changed, 6 insertions, 0 deletions
diff --git a/src/soc/intel/alderlake/include/soc/meminit.h b/src/soc/intel/alderlake/include/soc/meminit.h
index 76930be0e7..5fed5680c6 100644
--- a/src/soc/intel/alderlake/include/soc/meminit.h
+++ b/src/soc/intel/alderlake/include/soc/meminit.h
@@ -77,6 +77,12 @@ struct mb_cfg {
uint16_t rcomp_targets[5];
/*
+ * Dqs Pins Interleaved Setting. Enable/Disable Control
+ * TRUE = enable, FALSE = disable
+ */
+ bool dq_pins_interleaved;
+
+ /*
* Early Command Training Enable/Disable Control
* TRUE = enable, FALSE = disable
*/