summaryrefslogtreecommitdiff
path: root/src/soc/intel/alderlake/chip.h
diff options
context:
space:
mode:
Diffstat (limited to 'src/soc/intel/alderlake/chip.h')
-rw-r--r--src/soc/intel/alderlake/chip.h49
1 files changed, 49 insertions, 0 deletions
diff --git a/src/soc/intel/alderlake/chip.h b/src/soc/intel/alderlake/chip.h
index 699d163aa0..b6b61cda13 100644
--- a/src/soc/intel/alderlake/chip.h
+++ b/src/soc/intel/alderlake/chip.h
@@ -72,6 +72,29 @@ enum soc_intel_alderlake_power_limits {
RPL_P_682_642_482_45W_CORE,
RPL_P_682_482_282_28W_CORE,
RPL_P_282_242_142_15W_CORE,
+ RPL_S_8161_35W_CORE,
+ RPL_S_8161_65W_CORE,
+ RPL_S_8161_95W_CORE,
+ RPL_S_8161_125W_CORE,
+ RPL_S_8161_150W_CORE,
+ RPL_S_881_35W_CORE,
+ RPL_S_881_65W_CORE,
+ RPL_S_881_125W_CORE,
+ RPL_S_681_35W_CORE,
+ RPL_S_681_65W_CORE,
+ RPL_S_681_125W_CORE,
+ RPL_S_641_35W_CORE,
+ RPL_S_641_65W_CORE,
+ RPL_S_641_125W_CORE,
+ RPL_S_801_80W_CORE,
+ RPL_S_801_95W_CORE,
+ RPL_S_401_35W_CORE,
+ RPL_S_401_58W_CORE,
+ RPL_S_401_60W_CORE,
+ RPL_S_401_65W_CORE,
+ RPL_S_201_35W_CORE,
+ RPL_S_201_46W_CORE,
+ RPL_S_201_65W_CORE,
ADL_POWER_LIMITS_COUNT
};
@@ -89,6 +112,9 @@ enum soc_intel_alderlake_cpu_tdps {
TDP_58W = 58,
TDP_60W = 60,
TDP_65W = 65,
+ TDP_80W = 80,
+ TDP_90W = 90,
+ TDP_95W = 95,
TDP_125W = 125,
TDP_150W = 150
};
@@ -139,6 +165,29 @@ static const struct {
{ PCI_DID_INTEL_RPL_P_ID_3, RPL_P_282_242_142_15W_CORE, TDP_15W },
{ PCI_DID_INTEL_RPL_P_ID_4, RPL_P_282_242_142_15W_CORE, TDP_15W },
{ PCI_DID_INTEL_RPL_P_ID_5, RPL_P_282_242_142_15W_CORE, TDP_15W },
+ { PCI_DID_INTEL_RPL_S_ID_1, RPL_S_8161_35W_CORE, TDP_35W },
+ { PCI_DID_INTEL_RPL_S_ID_1, RPL_S_8161_65W_CORE, TDP_65W },
+ { PCI_DID_INTEL_RPL_S_ID_1, RPL_S_8161_95W_CORE, TDP_95W },
+ { PCI_DID_INTEL_RPL_S_ID_1, RPL_S_8161_125W_CORE, TDP_125W },
+ { PCI_DID_INTEL_RPL_S_ID_1, RPL_S_8161_150W_CORE, TDP_150W },
+ { PCI_DID_INTEL_RPL_S_ID_3, RPL_S_881_35W_CORE, TDP_35W },
+ { PCI_DID_INTEL_RPL_S_ID_3, RPL_S_881_65W_CORE, TDP_65W },
+ { PCI_DID_INTEL_RPL_S_ID_3, RPL_S_881_125W_CORE, TDP_125W },
+ { PCI_DID_INTEL_RPL_S_ID_4, RPL_S_681_35W_CORE, TDP_35W },
+ { PCI_DID_INTEL_RPL_S_ID_4, RPL_S_681_65W_CORE, TDP_65W },
+ { PCI_DID_INTEL_RPL_S_ID_4, RPL_S_681_125W_CORE, TDP_125W },
+ { PCI_DID_INTEL_RPL_S_ID_5, RPL_S_641_35W_CORE, TDP_35W },
+ { PCI_DID_INTEL_RPL_S_ID_5, RPL_S_641_65W_CORE, TDP_65W },
+ { PCI_DID_INTEL_RPL_S_ID_5, RPL_S_641_125W_CORE, TDP_125W },
+ { PCI_DID_INTEL_RPL_S_ID_2, RPL_S_801_80W_CORE, TDP_80W },
+ { PCI_DID_INTEL_RPL_S_ID_2, RPL_S_801_95W_CORE, TDP_90W },
+ { PCI_DID_INTEL_ADL_S_ID_11, RPL_S_401_35W_CORE, TDP_35W },
+ { PCI_DID_INTEL_ADL_S_ID_11, RPL_S_401_58W_CORE, TDP_58W },
+ { PCI_DID_INTEL_ADL_S_ID_11, RPL_S_401_60W_CORE, TDP_60W },
+ { PCI_DID_INTEL_ADL_S_ID_11, RPL_S_401_65W_CORE, TDP_65W },
+ { PCI_DID_INTEL_ADL_S_ID_12, RPL_S_201_35W_CORE, TDP_35W },
+ { PCI_DID_INTEL_ADL_S_ID_12, RPL_S_201_46W_CORE, TDP_46W },
+ { PCI_DID_INTEL_ADL_S_ID_12, RPL_S_201_65W_CORE, TDP_65W },
};
/* Types of display ports */