summaryrefslogtreecommitdiff
path: root/src/soc/intel/alderlake/Kconfig
diff options
context:
space:
mode:
Diffstat (limited to 'src/soc/intel/alderlake/Kconfig')
-rw-r--r--src/soc/intel/alderlake/Kconfig9
1 files changed, 0 insertions, 9 deletions
diff --git a/src/soc/intel/alderlake/Kconfig b/src/soc/intel/alderlake/Kconfig
index 6b0a27a47b..b2f90f891a 100644
--- a/src/soc/intel/alderlake/Kconfig
+++ b/src/soc/intel/alderlake/Kconfig
@@ -112,15 +112,6 @@ config CPU_SPECIFIC_OPTIONS
select UDK_202005_BINDING
select USE_FSP_NOTIFY_PHASE_POST_PCI_ENUM
-config ALDERLAKE_A0_CONFIGURE_PMC_DESCRIPTOR
- bool
- help
- Alder Lake stepping A0 needs a different value for a PMC setting in
- the IFD. When this option is selected, coreboot will update the IFD
- value at runtime, which allows using an IFD with the new value with
- any CPU stepping. To apply this workaround, the IFD region needs to
- be writable by the host.
-
config ALDERLAKE_CAR_ENHANCED_NEM
bool
default y if !INTEL_CAR_NEM