summaryrefslogtreecommitdiff
path: root/src/soc/amd
diff options
context:
space:
mode:
Diffstat (limited to 'src/soc/amd')
-rw-r--r--src/soc/amd/common/dimmSpd.h2
-rw-r--r--src/soc/amd/stoneyridge/dimmSpd.c2
-rw-r--r--src/soc/amd/stoneyridge/smbus_spd.c6
3 files changed, 5 insertions, 5 deletions
diff --git a/src/soc/amd/common/dimmSpd.h b/src/soc/amd/common/dimmSpd.h
index cdcdb731f5..9abdb984d4 100644
--- a/src/soc/amd/common/dimmSpd.h
+++ b/src/soc/amd/common/dimmSpd.h
@@ -20,7 +20,7 @@ AGESA_STATUS
AmdMemoryReadSPD(IN UINT32 Func, IN UINTN Data,
IN OUT AGESA_READ_SPD_PARAMS *SpdData);
-int sb_readSpd(int spdAddress, char *buf, size_t len);
+int sb_readSpd(uint8_t spdAddress, char *buf, size_t len);
int smbus_readSpd(int spdAddress, char *buf, size_t len);
#endif
diff --git a/src/soc/amd/stoneyridge/dimmSpd.c b/src/soc/amd/stoneyridge/dimmSpd.c
index 764d10396f..f4507d65f8 100644
--- a/src/soc/amd/stoneyridge/dimmSpd.c
+++ b/src/soc/amd/stoneyridge/dimmSpd.c
@@ -27,7 +27,7 @@
AGESA_STATUS AmdMemoryReadSPD(UINT32 unused1, UINTN unused2,
AGESA_READ_SPD_PARAMS *info)
{
- int spdAddress;
+ uint8_t spdAddress;
DEVTREE_CONST struct device *dev = dev_find_slot(0, DCT_DEVFN);
DEVTREE_CONST struct soc_amd_stoneyridge_config *conf = dev->chip_info;
diff --git a/src/soc/amd/stoneyridge/smbus_spd.c b/src/soc/amd/stoneyridge/smbus_spd.c
index a2763357f4..0b0876074f 100644
--- a/src/soc/amd/stoneyridge/smbus_spd.c
+++ b/src/soc/amd/stoneyridge/smbus_spd.c
@@ -30,10 +30,10 @@
* sending offset for every byte.
* Reads 128 bytes in 7-8 ms at 400 KHz.
*/
-static int readspd(uint16_t iobase, int SmbusSlaveAddress,
+static int readspd(uint16_t iobase, uint8_t SmbusSlaveAddress,
char *buffer, size_t count)
{
- u8 dev_addr;
+ uint8_t dev_addr;
size_t index;
int error;
char *pbuf = buffer;
@@ -90,7 +90,7 @@ static void setupFch(uint16_t ioBase)
outb(SMBSLV_STAT_CLEAR, ioBase + SMBSLVSTAT);
}
-int sb_readSpd(int spdAddress, char *buf, size_t len)
+int sb_readSpd(uint8_t spdAddress, char *buf, size_t len)
{
uint16_t ioBase = SMB_BASE_ADDR;
setupFch(ioBase);