summaryrefslogtreecommitdiff
path: root/src/soc/amd/mendocino
diff options
context:
space:
mode:
Diffstat (limited to 'src/soc/amd/mendocino')
-rw-r--r--src/soc/amd/mendocino/acpi/pci0.asl26
-rw-r--r--src/soc/amd/mendocino/acpi/soc.asl7
2 files changed, 6 insertions, 27 deletions
diff --git a/src/soc/amd/mendocino/acpi/pci0.asl b/src/soc/amd/mendocino/acpi/pci0.asl
deleted file mode 100644
index 3aa2aa82f0..0000000000
--- a/src/soc/amd/mendocino/acpi/pci0.asl
+++ /dev/null
@@ -1,26 +0,0 @@
-/* SPDX-License-Identifier: GPL-2.0-only */
-
-/* TODO: Check if this is still correct */
-
-Device(PCI0) {
- Name(_HID, EISAID("PNP0A08")) /* PCI Express Root Bridge */
- Name(_CID, EISAID("PNP0A03")) /* PCI Root Bridge */
-
- /* Operating System Capabilities Method */
- Method(_OSC, 4) {
- CreateDWordField(Arg3, 0, CDW1) /* Capabilities dword 1 */
-
- /* Check for proper PCI/PCIe UUID */
- If (Arg0 == ToUUID("33DB4D5B-1FF7-401C-9657-7441C03DD766")) {
- /* Let OS control everything */
- Return (Arg3)
- } Else {
- CDW1 |= 4 /* Unrecognized UUID */
- Return (Arg3)
- }
- }
-
- /* 0:14.3 - LPC */
- #include <soc/amd/common/acpi/lpc.asl>
-
-} /* End PCI0 scope */
diff --git a/src/soc/amd/mendocino/acpi/soc.asl b/src/soc/amd/mendocino/acpi/soc.asl
index 7e9e2e8cc2..5a73f3bd65 100644
--- a/src/soc/amd/mendocino/acpi/soc.asl
+++ b/src/soc/amd/mendocino/acpi/soc.asl
@@ -2,6 +2,7 @@
/* TODO: Check if this is still correct */
+#include <soc/amd/common/acpi/pci_root.asl>
#include "globalnvs.asl"
Scope(\_SB) {
@@ -18,7 +19,11 @@ Scope(\_SB) {
#include "mmio.asl"
- #include "pci0.asl"
+ ROOT_BRIDGE(PCI0)
+
+ Scope(PCI0) {
+ #include <soc/amd/common/acpi/lpc.asl>
+ } /* End PCI0 scope */
} /* End \_SB scope */
#include <soc/amd/common/acpi/alib.asl>