summaryrefslogtreecommitdiff
path: root/src/soc/amd/cezanne/cpu.c
diff options
context:
space:
mode:
Diffstat (limited to 'src/soc/amd/cezanne/cpu.c')
-rw-r--r--src/soc/amd/cezanne/cpu.c2
1 files changed, 0 insertions, 2 deletions
diff --git a/src/soc/amd/cezanne/cpu.c b/src/soc/amd/cezanne/cpu.c
index f00266552d..ddc49a957c 100644
--- a/src/soc/amd/cezanne/cpu.c
+++ b/src/soc/amd/cezanne/cpu.c
@@ -55,8 +55,6 @@ void mp_init_cpus(struct bus *cpu_bus)
/* pre_mp_init made the flash not cacheable. Reset to WP for performance. */
mtrr_use_temp_range(FLASH_BASE_ADDR, CONFIG_ROM_SIZE, MTRR_TYPE_WRPROT);
-
- set_warm_reset_flag();
}
static void zen_2_3_init(struct device *dev)