aboutsummaryrefslogtreecommitdiff
path: root/src/northbridge/via/cn700/northbridge.c
diff options
context:
space:
mode:
Diffstat (limited to 'src/northbridge/via/cn700/northbridge.c')
-rw-r--r--src/northbridge/via/cn700/northbridge.c13
1 files changed, 13 insertions, 0 deletions
diff --git a/src/northbridge/via/cn700/northbridge.c b/src/northbridge/via/cn700/northbridge.c
index af914528d9..2d3adf1288 100644
--- a/src/northbridge/via/cn700/northbridge.c
+++ b/src/northbridge/via/cn700/northbridge.c
@@ -163,6 +163,12 @@ static u32 find_pci_tolm(struct bus *bus)
return tolm;
}
+#if HAVE_HIGH_TABLES==1
+/* maximum size of high tables in KB */
+#define HIGH_TABLES_SIZE 64
+extern uint64_t high_tables_base, high_tables_size;
+#endif
+
static void pci_domain_set_resources(device_t dev)
{
/* The order is important to find the correct RAM size. */
@@ -199,6 +205,13 @@ static void pci_domain_set_resources(device_t dev)
/* The PCI hole does does not overlap the memory. */
tolmk = tomk;
}
+
+#if HAVE_HIGH_TABLES == 1
+ high_tables_base = (tolmk - HIGH_TABLES_SIZE) * 1024;
+ high_tables_size = HIGH_TABLES_SIZE* 1024;
+ printk_debug("tom: %lx, high_tables_base: %llx, high_tables_size: %llx\n", tomk*1024, high_tables_base, high_tables_size);
+#endif
+
/* Report the memory regions. */
idx = 10;
/* TODO: Hole needed? */