summaryrefslogtreecommitdiff
path: root/src/northbridge/intel
diff options
context:
space:
mode:
Diffstat (limited to 'src/northbridge/intel')
-rw-r--r--src/northbridge/intel/haswell/raminit.c3
-rw-r--r--src/northbridge/intel/i945/gma.c4
-rw-r--r--src/northbridge/intel/i945/raminit.c6
-rw-r--r--src/northbridge/intel/i945/rcven.c17
-rw-r--r--src/northbridge/intel/sandybridge/raminit_mrc.c2
5 files changed, 15 insertions, 17 deletions
diff --git a/src/northbridge/intel/haswell/raminit.c b/src/northbridge/intel/haswell/raminit.c
index 8267833858..9615cb08f6 100644
--- a/src/northbridge/intel/haswell/raminit.c
+++ b/src/northbridge/intel/haswell/raminit.c
@@ -133,8 +133,7 @@ void sdram_initialize(struct pei_data *pei_data)
/* If MRC data is not found we cannot continue S3 resume. */
if (pei_data->boot_mode == 2 && !pei_data->mrc_input) {
post_code(POST_RESUME_FAILURE);
- printk(BIOS_DEBUG, "Giving up in sdram_initialize: "
- "No MRC data\n");
+ printk(BIOS_DEBUG, "Giving up in %s: No MRC data\n", __func__);
system_reset();
}
diff --git a/src/northbridge/intel/i945/gma.c b/src/northbridge/intel/i945/gma.c
index 98e30e7d07..05855f3f13 100644
--- a/src/northbridge/intel/i945/gma.c
+++ b/src/northbridge/intel/i945/gma.c
@@ -88,9 +88,9 @@ static int gtt_setup(u8 *mmiobase)
/* verify */
if (read32(mmiobase + PGETBL_CTL) & PGETBL_ENABLED) {
- printk(BIOS_DEBUG, "gtt_setup is enabled.\n");
+ printk(BIOS_DEBUG, "%s is enabled.\n", __func__);
} else {
- printk(BIOS_DEBUG, "gtt_setup failed!!!\n");
+ printk(BIOS_DEBUG, "%s failed!!!\n", __func__);
return 1;
}
write32(mmiobase + GFX_FLSH_CNTL, 0);
diff --git a/src/northbridge/intel/i945/raminit.c b/src/northbridge/intel/i945/raminit.c
index f0ea142c5d..cb3b943171 100644
--- a/src/northbridge/intel/i945/raminit.c
+++ b/src/northbridge/intel/i945/raminit.c
@@ -111,7 +111,7 @@ static int memclk(void)
case 2: return 533;
case 3: return 667;
default:
- printk(BIOS_DEBUG, "memclk: unknown register value %x\n",
+ printk(BIOS_DEBUG, "%s: unknown register value %x\n", __func__,
((MCHBAR32(CLKCFG) >> 4) & 7) - offset);
}
return -1;
@@ -125,7 +125,7 @@ static u16 fsbclk(void)
case 1: return 533;
case 3: return 667;
default:
- printk(BIOS_DEBUG, "fsbclk: unknown register value %x\n",
+ printk(BIOS_DEBUG, "%s: unknown register value %x\n", __func__,
MCHBAR32(CLKCFG) & 7);
}
return 0xffff;
@@ -135,7 +135,7 @@ static u16 fsbclk(void)
case 1: return 533;
case 2: return 800;
default:
- printk(BIOS_DEBUG, "fsbclk: unknown register value %x\n",
+ printk(BIOS_DEBUG, "%s: unknown register value %x\n", __func__,
MCHBAR32(CLKCFG) & 7);
}
return 0xffff;
diff --git a/src/northbridge/intel/i945/rcven.c b/src/northbridge/intel/i945/rcven.c
index 5a90807543..2768a61773 100644
--- a/src/northbridge/intel/i945/rcven.c
+++ b/src/northbridge/intel/i945/rcven.c
@@ -64,7 +64,7 @@ static void set_receive_enable(int channel_offset, u8 medium, u8 coarse)
{
u32 reg32;
- printk(BIOS_SPEW, " set_receive_enable() medium=0x%x, coarse=0x%x\n", medium, coarse);
+ printk(BIOS_SPEW, " %s() medium=0x%x, coarse=0x%x\n", __func__, medium, coarse);
reg32 = MCHBAR32(C0DRT1 + channel_offset);
reg32 &= 0xf0ffffff;
@@ -73,7 +73,7 @@ static void set_receive_enable(int channel_offset, u8 medium, u8 coarse)
/* This should never happen: */
if (coarse > 0x0f)
- printk(BIOS_DEBUG, "set_receive_enable: coarse overflow: 0x%02x.\n", coarse);
+ printk(BIOS_DEBUG, "%s: coarse overflow: 0x%02x.\n", __func__, coarse);
/* medium control
*
@@ -99,7 +99,7 @@ static void set_receive_enable(int channel_offset, u8 medium, u8 coarse)
static int normalize(int channel_offset, u8 *mediumcoarse, u8 *fine)
{
- printk(BIOS_SPEW, " normalize()\n");
+ printk(BIOS_SPEW, " %s()\n", __func__);
if (*fine < 0x80)
return 0;
@@ -126,7 +126,7 @@ static int find_preamble(int channel_offset, u8 *mediumcoarse,
/* find start of the data phase */
u32 reg32;
- printk(BIOS_SPEW, " find_preamble()\n");
+ printk(BIOS_SPEW, " %s()\n", __func__);
do {
if (*mediumcoarse < 4) {
@@ -156,7 +156,7 @@ static int find_preamble(int channel_offset, u8 *mediumcoarse,
static int add_quarter_clock(int channel_offset, u8 *mediumcoarse, u8 *fine)
{
- printk(BIOS_SPEW, " add_quarter_clock() mediumcoarse=%02x fine=%02x\n",
+ printk(BIOS_SPEW, " %s() mediumcoarse=%02x fine=%02x\n", __func__,
*mediumcoarse, *fine);
if (*fine >= 0x80) {
*fine -= 0x80;
@@ -183,7 +183,7 @@ static int find_strobes_low(int channel_offset, u8 *mediumcoarse, u8 *fine,
{
u32 rcvenmt;
- printk(BIOS_SPEW, " find_strobes_low()\n");
+ printk(BIOS_SPEW, " %s()\n", __func__);
for (;;) {
MCHBAR8(C0WL0REOST + channel_offset) = *fine;
@@ -219,7 +219,7 @@ static int find_strobes_edge(int channel_offset, u8 *mediumcoarse, u8 *fine,
int counter;
u32 rcvenmt;
- printk(BIOS_SPEW, " find_strobes_edge()\n");
+ printk(BIOS_SPEW, " %s()\n", __func__);
counter = 8;
set_receive_enable(channel_offset, *mediumcoarse & 3,
@@ -283,8 +283,7 @@ static int receive_enable_autoconfig(int channel_offset,
u8 mediumcoarse;
u8 fine;
- printk(BIOS_SPEW, "receive_enable_autoconfig() for channel %d\n",
- channel_offset ? 1 : 0);
+ printk(BIOS_SPEW, "%s() for channel %d\n", __func__, channel_offset ? 1 : 0);
/* Set initial values */
mediumcoarse = (sysinfo->cas << 2) | 3;
diff --git a/src/northbridge/intel/sandybridge/raminit_mrc.c b/src/northbridge/intel/sandybridge/raminit_mrc.c
index 8daa9aaad1..db5bffcb11 100644
--- a/src/northbridge/intel/sandybridge/raminit_mrc.c
+++ b/src/northbridge/intel/sandybridge/raminit_mrc.c
@@ -212,7 +212,7 @@ void sdram_initialize(struct pei_data *pei_data)
/* If MRC data is not found we cannot continue S3 resume. */
if (pei_data->boot_mode == 2 && !pei_data->mrc_input) {
- printk(BIOS_DEBUG, "Giving up in sdram_initialize: No MRC data\n");
+ printk(BIOS_DEBUG, "Giving up in %s: No MRC data\n", __func__);
system_reset();
}
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-09 20:52:03 +0000