aboutsummaryrefslogtreecommitdiff
path: root/src/northbridge/intel/sandybridge/romstage_native.c
diff options
context:
space:
mode:
Diffstat (limited to 'src/northbridge/intel/sandybridge/romstage_native.c')
-rw-r--r--src/northbridge/intel/sandybridge/romstage_native.c3
1 files changed, 2 insertions, 1 deletions
diff --git a/src/northbridge/intel/sandybridge/romstage_native.c b/src/northbridge/intel/sandybridge/romstage_native.c
index 902d66d0b9..737cd63c32 100644
--- a/src/northbridge/intel/sandybridge/romstage_native.c
+++ b/src/northbridge/intel/sandybridge/romstage_native.c
@@ -29,6 +29,7 @@
#include "sandybridge.h"
#include <cpu/x86/bist.h>
#include <cpu/intel/romstage.h>
+#include <halt.h>
#include "raminit_native.h"
#include "southbridge/intel/bd82x6x/pch.h"
#include "southbridge/intel/bd82x6x/gpio.h"
@@ -40,7 +41,7 @@ void main(unsigned long bist)
if (MCHBAR16(SSKPD) == 0xCAFE) {
outb(0x6, 0xcf9);
- hlt ();
+ halt ();
}
timestamp_init(get_initial_timestamp());