aboutsummaryrefslogtreecommitdiff
path: root/src/northbridge/intel/sandybridge/memmap.c
diff options
context:
space:
mode:
Diffstat (limited to 'src/northbridge/intel/sandybridge/memmap.c')
-rw-r--r--src/northbridge/intel/sandybridge/memmap.c20
1 files changed, 9 insertions, 11 deletions
diff --git a/src/northbridge/intel/sandybridge/memmap.c b/src/northbridge/intel/sandybridge/memmap.c
index b0a5149dbf..7f46d6663e 100644
--- a/src/northbridge/intel/sandybridge/memmap.c
+++ b/src/northbridge/intel/sandybridge/memmap.c
@@ -13,25 +13,23 @@
#include <stddef.h>
#include <stdint.h>
-static uintptr_t smm_region_start(void)
+static uintptr_t northbridge_get_tseg_base(void)
{
- /* Base of TSEG is top of usable DRAM */
- return pci_read_config32(HOST_BRIDGE, TSEGMB);
+ /* TSEG has 1 MiB granularity, and bit 0 is a lock */
+ return ALIGN_DOWN(pci_read_config32(HOST_BRIDGE, TSEGMB), 1 * MiB);
}
-void *cbmem_top_chipset(void)
+static size_t northbridge_get_tseg_size(void)
{
- return (void *)smm_region_start();
+ return CONFIG_SMM_TSEG_SIZE;
}
-static uintptr_t northbridge_get_tseg_base(void)
+void *cbmem_top_chipset(void)
{
- return ALIGN_DOWN(smm_region_start(), 1 * MiB);
-}
+ /* If DPR is disabled, base of TSEG is top of usable DRAM */
+ uintptr_t top_of_ram = northbridge_get_tseg_base();
-static size_t northbridge_get_tseg_size(void)
-{
- return CONFIG_SMM_TSEG_SIZE;
+ return (void *)top_of_ram;
}
void smm_region(uintptr_t *start, size_t *size)