aboutsummaryrefslogtreecommitdiff
path: root/src/northbridge/intel/haswell/romstage.c
diff options
context:
space:
mode:
Diffstat (limited to 'src/northbridge/intel/haswell/romstage.c')
-rw-r--r--src/northbridge/intel/haswell/romstage.c1
1 files changed, 1 insertions, 0 deletions
diff --git a/src/northbridge/intel/haswell/romstage.c b/src/northbridge/intel/haswell/romstage.c
index 7c27827921..ca948132b3 100644
--- a/src/northbridge/intel/haswell/romstage.c
+++ b/src/northbridge/intel/haswell/romstage.c
@@ -52,6 +52,7 @@ void mainboard_romstage_entry(void)
.gpiobase = DEFAULT_GPIOBASE,
.temp_mmio_base = 0xfed08000,
.tseg_size = CONFIG_SMM_TSEG_SIZE,
+ .max_ddr3_freq = 1600,
};
mainboard_fill_pei_data(&pei_data);