aboutsummaryrefslogtreecommitdiff
path: root/src/northbridge/intel/gm45/raminit.c
diff options
context:
space:
mode:
Diffstat (limited to 'src/northbridge/intel/gm45/raminit.c')
-rw-r--r--src/northbridge/intel/gm45/raminit.c5
1 files changed, 0 insertions, 5 deletions
diff --git a/src/northbridge/intel/gm45/raminit.c b/src/northbridge/intel/gm45/raminit.c
index b95e5631b9..7fc97f01a1 100644
--- a/src/northbridge/intel/gm45/raminit.c
+++ b/src/northbridge/intel/gm45/raminit.c
@@ -216,7 +216,6 @@ void enter_raminit_or_reset(void)
pci_write_config8(PCI_DEV(0, 0x1f, 0), 0xa2, reg8 | (1 << 7));
}
-
/* For a detected DIMM, test the value of an SPD byte to
match the expected value after masking some bits. */
static int test_dimm(sysinfo_t *const sysinfo,
@@ -281,7 +280,6 @@ static void verify_ddr3(sysinfo_t *const sysinfo, int mask)
}
}
-
typedef struct {
int dimm_mask;
struct {
@@ -1710,7 +1708,6 @@ void raminit(sysinfo_t *const sysinfo, const int s3resume)
/* Check for bad warm boot. */
reset_on_bad_warmboot();
-
/***** From now on, program according to collected infos: *****/
/* Program DRAM type. */
@@ -1772,10 +1769,8 @@ void raminit(sysinfo_t *const sysinfo, const int s3resume)
pci_and_config8(PCI_DEV(0, 0, 0), 0xf0, ~(1 << 2));
-
/* Take a breath (the reader). */
-
/* Perform ZQ calibration for DDR3. */
if (sysinfo->spd_type == DDR3)
ddr3_calibrate_zq();