aboutsummaryrefslogtreecommitdiff
path: root/src/northbridge/intel/gm45/iommu.c
diff options
context:
space:
mode:
Diffstat (limited to 'src/northbridge/intel/gm45/iommu.c')
-rw-r--r--src/northbridge/intel/gm45/iommu.c7
1 files changed, 3 insertions, 4 deletions
diff --git a/src/northbridge/intel/gm45/iommu.c b/src/northbridge/intel/gm45/iommu.c
index 0d106b8e27..10e0d02066 100644
--- a/src/northbridge/intel/gm45/iommu.c
+++ b/src/northbridge/intel/gm45/iommu.c
@@ -36,17 +36,16 @@ void init_iommu()
const pci_devfn_t igd = PCI_DEV(0, 2, 0);
/* setup somewhere */
- u8 cmd = pci_read_config8(igd, PCI_COMMAND);
- cmd |= PCI_COMMAND_MASTER | PCI_COMMAND_MEMORY;
- pci_write_config8(igd, PCI_COMMAND, cmd);
+ pci_or_config16(igd, PCI_COMMAND, PCI_COMMAND_MASTER | PCI_COMMAND_MEMORY);
void *bar = (void *)pci_read_config32(igd, PCI_BASE_ADDRESS_0);
/* clear GTT, 2MB is enough (and should be safe) */
memset(bar, 0, 2<<20);
/* and now disable again */
+ u16 cmd = pci_read_config8(igd, PCI_COMMAND);
cmd &= ~(PCI_COMMAND_MASTER | PCI_COMMAND_MEMORY);
- pci_write_config8(igd, PCI_COMMAND, cmd);
+ pci_write_config16(igd, PCI_COMMAND, cmd);
pci_write_config32(igd, PCI_BASE_ADDRESS_0, 0);
}