aboutsummaryrefslogtreecommitdiff
path: root/src/northbridge/intel/gm45/gm45.h
diff options
context:
space:
mode:
Diffstat (limited to 'src/northbridge/intel/gm45/gm45.h')
-rw-r--r--src/northbridge/intel/gm45/gm45.h5
1 files changed, 0 insertions, 5 deletions
diff --git a/src/northbridge/intel/gm45/gm45.h b/src/northbridge/intel/gm45/gm45.h
index d18b3d42c8..dc993cfb3c 100644
--- a/src/northbridge/intel/gm45/gm45.h
+++ b/src/northbridge/intel/gm45/gm45.h
@@ -170,7 +170,6 @@ enum {
#define CMOS_WRITE_TRAINING 0x90 /* 16 bytes
(could be reduced to 10 bytes) */
-
#ifndef __ACPI__
#define DEFAULT_MCHBAR ((u8 *)0xfed14000)
#define DEFAULT_DMIBAR ((u8 *)0xfed18000)
@@ -181,7 +180,6 @@ enum {
#define DEFAULT_EPBAR 0xfed19000
#define DEFAULT_HECIBAR ((u8 *)0xfed1a000)
-
#define IOMMU_BASE1 0xfed90000
#define IOMMU_BASE2 0xfed91000
#define IOMMU_BASE3 0xfed92000
@@ -358,7 +356,6 @@ enum {
#define CxDTAEW(x) (0x1280+(x*0x100))
#define CxDTC(x) (0x1288+(x*0x100))
-
/*
* DMIBAR
*/
@@ -376,7 +373,6 @@ enum {
#define DMILE2D 0x60
#define DMILE2A 0x68
-
/*
* EPBAR
*/
@@ -390,7 +386,6 @@ enum {
#define EPLE1A 0x58
#define EPLE2D 0x60
-
#ifndef __ACPI__
void gm45_early_init(void);
void gm45_early_reset(void);