aboutsummaryrefslogtreecommitdiff
path: root/src/northbridge/intel/gm45/early_reset.c
diff options
context:
space:
mode:
Diffstat (limited to 'src/northbridge/intel/gm45/early_reset.c')
-rw-r--r--src/northbridge/intel/gm45/early_reset.c8
1 files changed, 3 insertions, 5 deletions
diff --git a/src/northbridge/intel/gm45/early_reset.c b/src/northbridge/intel/gm45/early_reset.c
index 9f919cfbcd..3f095a256f 100644
--- a/src/northbridge/intel/gm45/early_reset.c
+++ b/src/northbridge/intel/gm45/early_reset.c
@@ -16,8 +16,9 @@
#include <types.h>
#include <arch/io.h>
+#include <cf9_reset.h>
#include <device/pci_ops.h>
-#include <halt.h>
+
#include "gm45.h"
void gm45_early_reset(void/*const timings_t *const timings*/)
@@ -63,8 +64,5 @@ void gm45_early_reset(void/*const timings_t *const timings*/)
/* Normally, we would set this after successful raminit. */
MCHBAR32(DCC_MCHBAR) |= (1 << 19);
- /* Perform system reset through CF9 interface. */
- outb(0x02, 0xcf9); /* Set system reset bit. */
- outb(0x06, 0xcf9); /* Set CPU reset bit, too. */
- halt();
+ system_reset();
}