aboutsummaryrefslogtreecommitdiff
path: root/src/northbridge/intel/fsp_rangeley/udelay.c
diff options
context:
space:
mode:
Diffstat (limited to 'src/northbridge/intel/fsp_rangeley/udelay.c')
-rw-r--r--src/northbridge/intel/fsp_rangeley/udelay.c2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/northbridge/intel/fsp_rangeley/udelay.c b/src/northbridge/intel/fsp_rangeley/udelay.c
index e599e00482..5aca22974f 100644
--- a/src/northbridge/intel/fsp_rangeley/udelay.c
+++ b/src/northbridge/intel/fsp_rangeley/udelay.c
@@ -19,7 +19,7 @@
#include <cpu/x86/msr.h>
/**
- * Intel Rangeley CPUs always run the TSC at BCLK=100MHz
+ * Intel Rangeley CPUs always run the TSC at BCLK = 100MHz
*/
/* Simple 32- to 64-bit multiplication. Uses 16-bit words to avoid overflow.