aboutsummaryrefslogtreecommitdiff
path: root/src/northbridge/amd/lx/pll_reset.c
diff options
context:
space:
mode:
Diffstat (limited to 'src/northbridge/amd/lx/pll_reset.c')
-rw-r--r--src/northbridge/amd/lx/pll_reset.c29
1 files changed, 0 insertions, 29 deletions
diff --git a/src/northbridge/amd/lx/pll_reset.c b/src/northbridge/amd/lx/pll_reset.c
index 318c7a1be0..d98a8ea1b6 100644
--- a/src/northbridge/amd/lx/pll_reset.c
+++ b/src/northbridge/amd/lx/pll_reset.c
@@ -65,21 +65,6 @@ static void pll_reset(void)
return;
}
-#if 0 // Unused
-static unsigned int CPUSpeed(void)
-{
- unsigned int speed;
- msr_t msr;
-
- msr = rdmsr(GLCP_SYS_RSTPLL);
- speed = ((((msr.hi >> RSTPLL_UPPER_CPUMULT_SHIFT) & 0x1F) + 1) * 333) / 10;
- if ((((((msr.hi >> RSTPLL_UPPER_CPUMULT_SHIFT) & 0x1F) + 1) * 333) % 10) > 5) {
- ++speed;
- }
- return (speed);
-}
-#endif
-
unsigned int GeodeLinkSpeed(void)
{
unsigned int speed;
@@ -92,17 +77,3 @@ unsigned int GeodeLinkSpeed(void)
}
return (speed);
}
-
-#if 0 // Unused
-static unsigned int PCISpeed(void)
-{
- msr_t msr;
-
- msr = rdmsr(GLCP_SYS_RSTPLL);
- if (msr.hi & (1 << RSTPPL_LOWER_PCISPEED_SHIFT)) {
- return (66);
- } else {
- return (33);
- }
-}
-#endif